An FPGA based embedded vision system for real-time motion detection

AlDahoul, Nouar and Htike@Muhammad Yusof, Zaw Zaw (2015) An FPGA based embedded vision system for real-time motion detection. In: International Conference on Advances Technology in Telecommunication, Broadcasting, and Satellite, 26-27 September, 2015, Jakarta, Indonesia. (In Press)

PDF Restricted to Repository staff only Download (526kB) | Request a copy

Abstract

This paper proposes an efficient FPGA (Field Programmable Gate Array) based real time video processing platform for monocular object detection. Algorithms that depend on the background subtraction techniques were proposed on FPGA. Due to its paramount importance for background subtraction algorithms to disregard unimportant movements such as camera jitter and tree branches, a multi model sigma delta algorithm was used. Furthermore, a Gaussian pyramid was utilized in the preprocessing state to reduce the frame size so as to reduce memory and time complexity. This results in a Gaussian Pyramid down sampling multi model sigma delta algorithm that gives low false detection error and good performance. The proposed algorithm was implemented on the FPGA with a 25 MHz crystal. The frame rate was found to be 190 frames per second. The system was able to process 10 pixels at one clock cycle to detect object by using only 643 logic blocks.

Item Type:	Conference or Workshop Item (Full Paper)
Additional Information:	6919/48022
Subjects:	T Technology > T Technology (General)
Kulliyyahs/Centres/Divisions/Institutes (Can select more than one option. Press CONTROL button):	Kulliyyah of Engineering
Depositing User:	Mr. Zaw Zaw Htike
Date Deposited:	22 Jan 2016 15:02
Last Modified:	22 Jan 2016 15:02
URI:	http://irep.iium.edu.my/id/eprint/48022

Actions (login required)

View Item