Ibrahimy, Muhammad Ibn and Ahsan, Md. Rezwanul and Bambang Soeroso, Iksannurazmi
(2012)
Hardware modeling of binary coded decimal adder in FPGA.
WSEAS Transactions on Computers, 11 (10).
pp. 366-375.
ISSN 2224-2872
![[img]](http://irep.iium.edu.my/style/images/fileicons/application_pdf.png)  Preview |
|
PDF (Hardware Modeling of Binary Coded Decimal Adder in FPGA )
- Published Version
Download (1MB)
| Preview
|
Abstract
There are insignificant relevant research works available which are involved with the Field
Programmable Gate Array (FPGA) based hardware implementation of Binary Coded Decimal (BCD) adder.
This is because, the FPGA based hardware realization is quiet new and still developing field of research. The
article illustrates the design and hardware modeling of a BCD adder. Among the types of adders, Carry Look
Ahead (CLA) and Ripple Carry (R-C) adder have been studied, designed and compared in terms of area
consumption and time requirement. The simulation results show that the CLA adder performs faster with
optimized area consumption. Verilog Hardware Description Language (HDL) is used for designing the model
with the help of Altera Quartus II Electronic Design Automation (EDA) tool. EDA synthesis tools make it easy
to develop an HDL model and which can be synthesized into target-specific architectures. Whereas, the HDL
based modeling provides shorter development phases with continuous testing and verification of the system
performance and behavior. After successful functional and timing simulations of the CLA based BCD adder,
the design has been downloaded to physical FPGA device. For FPGA implementation, the Altera DE2 board
has been used which contains Altera Cyclone II 2C35 FPGA device.
Actions (login required)
 |
View Item |
Download Statistics
Download Statistics