Efficient dual mode arbitration scheme for multiprocessor hardware interface in System-on-Chip

Motakabber, S. M. A. and Rokon, M. I. R. and Alam, A. H. M. Zahirul and Matin, M. A, and Mahmud, Md (2023) Efficient dual mode arbitration scheme for multiprocessor hardware interface in System-on-Chip. Indonesian Journal of Electrical Engineering and Informatics (IJEEI), 11 (4). pp. 1096-1109. ISSN 2089-3272

Preview	PDF Download (1MB) | Preview
Preview	PDF - Published Version Download (89kB) | Preview

Item Type:	Article (Journal)
Uncontrolled Keywords:	SoC Multiprocessor Arbitration AMBA Bus Protocol Processor Interface Verilog Simulation Synthesis FPGA
Subjects:	T Technology > TK Electrical engineering. Electronics Nuclear engineering T Technology > TK Electrical engineering. Electronics Nuclear engineering > TK452 Electric apparatus and materials. Electric circuits. Electric networks
Kulliyyahs/Centres/Divisions/Institutes (Can select more than one option. Press CONTROL button):	Kulliyyah of Engineering
Depositing User:	Dr S M A Motakabber
Date Deposited:	04 Jan 2024 16:26
Last Modified:	05 Feb 2024 10:17
URI:	http://irep.iium.edu.my/id/eprint/110063

Actions (login required)

View Item