An efficient cache replacement algorithm for minimizing the error rate in L2-STT-MRAM caches

Olanrewaju, Rashidah Funke and Asifa Mehraj Baba, Asifa Mehraj and Khan, Burhan Ul Islam and Yaacob, Mashkuri and Azman, Amelia Wong and Mir, Mohammad Shuaib (2017) An efficient cache replacement algorithm for minimizing the error rate in L2-STT-MRAM caches. In: 2016 Fourth International Conference on Parallel, Distributed and Grid Computing(PDGC), 22nd-24th December 2016, Jaypee, India.

	PDF - Published Version Restricted to Registered users only Download (3MB) | Request a copy
	PDF (SCOPUS) - Supplemental Material Restricted to Registered users only Download (86kB) | Request a copy

Abstract

In the recent times, various challenges are being encountered during SRAM cache design and development which lead to a situation of converting the memory cell technologies into on-chip embedded caches. The current research statistics towards cache designing reveals that Spin Torque Transfer Magnetic RAMs, preferably termed as STT-MRAMs has become one of the most promising areas in the field of memory chip design. Hence, it gained a lot of attention from the researchers due to its dynamic direct map and data access policies for reducing the average cost i.e. time and energy optimization. Instead of having efficient main memory access capability, STTMRAMs suffer due to high error rate caused during stochastic switching in write operations. Cache replacement algorithms play a significant role in minimizing the error rate in write operations. The proposed study aims to offer a theoretical and analytical modeling of an efficient cache replacement scheme to overcome the error as mentioned above in L2-STT-MRAM caches. The performance analysis of the proposed algorithm ensures its effectiveness in reducing the error rate and cost overheads as compared to the conventional LRU technique implemented on SRAM cells.

Item Type:	Conference or Workshop Item (Plenary Papers)
Additional Information:	6796/55972
Uncontrolled Keywords:	cache replacement algorithm; STT-MRAM; error rate; L2 caches
Subjects:	T Technology > TK Electrical engineering. Electronics Nuclear engineering > TK7800 Electronics. Computer engineering. Computer hardware. Photoelectronic devices > TK7885 Computer engineering
Kulliyyahs/Centres/Divisions/Institutes (Can select more than one option. Press CONTROL button):	Kulliyyah of Engineering Kulliyyah of Engineering > Department of Electrical and Computer Engineering
Depositing User:	Professor Mashkuri Yaacob
Date Deposited:	02 Mar 2017 18:04
Last Modified:	07 Dec 2018 15:40
URI:	http://irep.iium.edu.my/id/eprint/55972

Actions (login required)

View Item