Zero skew clock routing for fast clock tree generation

Reaz, Mamun Ibn and Amin, Nowshad and Ibrahimy, Muhammad Ibn and Mohamad-Yasin, F. and Mohammad, A. (2008) Zero skew clock routing for fast clock tree generation. In: IEEE Canadian Conference on Electrical and Computer Engineering - Circuits, Devices and Systems, 5th-7th May 2008, Niagara Falls, Canada.

Preview

PDF - Published Version Download (119kB) | Preview

Abstract

A Zero Skew Clock Routing Methodology has been developed to help design team speed up their clock tree generation process. The methodology works by breaking up the clock net into smaller partitions, then inserting clock buffers to drive each portion, and lastly, routing the connection from original clock source to each newly inserted clock buffers with zero skew. A few Perl scripts and a new Visual Basic based routing tool have been developed to support the methodology implementation. The routing algorithm used in this tool is based on the Exact Zero Skew Routing Algorithm. The methodology has been tested using a real design database and resulting in a significant improvement in the through put time required to complete the clock tree generation. This improvement is attributed to the ability to generate clock tree on much smaller portions of clock nets that supports of speeding up the clock tree generation process in IC design.

Item Type:	Conference or Workshop Item (Full Paper)
Additional Information:	4637/36143
Uncontrolled Keywords:	Zero skew, Clock routing, Clock tree generation, IC design
Subjects:	T Technology > T Technology (General)
Kulliyyahs/Centres/Divisions/Institutes (Can select more than one option. Press CONTROL button):	Kulliyyah of Engineering > Department of Electrical and Computer Engineering
Depositing User:	Dr Muhammad Ibrahimy
Date Deposited:	28 Mar 2014 10:48
Last Modified:	17 Aug 2015 18:57
URI:	http://irep.iium.edu.my/id/eprint/36143

Actions (login required)

View Item