Single core hardware module to implement encryption in TECB mode

Reaz, Mamun Bin Ibne and Ibrahimy, Muhammad Ibn and Mohd-Yasin, Faisal and C., S. Wei and Kamada, Masaru (2007) Single core hardware module to implement encryption in TECB mode. Informacije MIDEM: Journal of Microelectronics, Electronic Components and Materials, 37 (3). pp. 165-171. ISSN 0352-9045

Preview

PDF - Published Version Download (813kB) | Preview

Abstract

The growth of the Internet as a vehicle for secure communication has resulted in Data Encryption Standard (DES) no longer capable of providing high-level security for data protection. Triple Data Encryption Standard (3DES) is a symmetric block cipher with 192 bits key proposed to further enhance DES. Many applications crave for the speed of a hardware encryption implementation while trying to preserve the flexibility and low cost of a software implementation. This project used single core module to implement encryption in Triple DES Electronic Code Book (TECB) mode, which was modeled using hardware description language VHDL. The architecture was mapped in Altera EPF10K100EFC484-1 and EP20K200EFC672-1X for performance investigations and resulted in achieving encryption rate of 102.56 Mbps, area utilization of 2111 logic cells (25%) and a higher maximum operating frequency of 78.59 MHz by implementing on the larger FPGA device EP20K200EFC672-1X. It also suggested that 3DES hardware was 2.4 times faster than its software counterpart.

Item Type:	Article (Journal)
Additional Information:	4637/29534
Uncontrolled Keywords:	3DES; DES; Encryption; FPGA; Hardware; Synthesis
Subjects:	T Technology > T Technology (General)
Kulliyyahs/Centres/Divisions/Institutes (Can select more than one option. Press CONTROL button):	Kulliyyah of Engineering
Depositing User:	Dr Muhammad Ibrahimy
Date Deposited:	28 Mar 2013 10:43
Last Modified:	12 Aug 2015 12:01
URI:	http://irep.iium.edu.my/id/eprint/29534

Actions (login required)

View Item