Face detection system design for real time high resolution smart camera

Mohd Mustafah, Yasir and Bigdeli, Abbas and Azman, Amelia Wong and Lovell, Brian (2009) Face detection system design for real time high resolution smart camera. In: Third ACM/IEEE International Conference on Distributed Smart Cameras, 2009. ICDSC 2009, 30 Aug. - 2 Sept. 2009, Societ del Casino, Teatro Sociale di Como.

PDF Restricted to Repository staff only Download (442kB) | Request a copy

Abstract

Recognizing faces in a crowd in real-time is a key feature which would significantly enhance intelligent surveillance systems. Using a smart camera as a tool to extract faces for recognition would greatly reduce the computational load on the main processing unit. Main processing unit would not be overloaded by the demands of the high data rates of the video and could be designed solely for face recognition. The challenge is with the increasing speed and resolution of the camera sensors, a fast and robust face detection system is required for real time operation. In this paper we report on a multiple-stage face detection system that is designed for implementation on an FPGA based high resolution smart camera system. The system consist of filter stages to greatly reduce the region of interest in video image, followed by a face detection stage to accurately locate the faces. For filter stage, the algorithm is designed to be very fast so that it can be processed in real time. Meanwhile, for face detection stage, a hardware and software co-design technique is utilised to accelerate it.

Item Type:	Conference or Workshop Item (Full Paper)
Additional Information:	5107/28296 E-ISBN: 978-1-4244-4620-9, ISBN: 978-1-4244-4620-9, DOI: 10.1109/ICDSC.2009.5289346)
Uncontrolled Keywords:	Computational intelligence;Data mining;Face detection;Face recognition;Filters;Intelligent sensors;Intelligent systems;Real time systems;Smart cameras;Surveillance;face recognition;feature extraction;field programmable gate arrays;hardware-software codesign;object detection;FPGA;face recognition;hardware-software codesign;high resolution smart camera;intelligent surveillance system;multiplestage face detection;
Subjects:	T Technology > T Technology (General)
Kulliyyahs/Centres/Divisions/Institutes (Can select more than one option. Press CONTROL button):	Kulliyyah of Engineering
Depositing User:	Dr Yasir Mohd Mustafah
Date Deposited:	18 Sep 2013 09:21
Last Modified:	18 Sep 2013 09:21
URI:	http://irep.iium.edu.my/id/eprint/28296

Actions (login required)

View Item