



# Leakage Current Mechanisms in Silicon Carbide MOSFETs - A Review


Tamana Baba<sup>1</sup> · Nurul Fadzlin Hasbullah<sup>1</sup> · Norazlina Saidin<sup>1</sup> · Naseeb Ahmad Siddiqui<sup>2</sup> · Abdullah Üzümlü<sup>3</sup> · Mehmet Turhal<sup>3</sup>

Received: 24 February 2025 / Revised: 7 July 2025 / Accepted: 30 July 2025 / Published online: 28 August 2025  
© The Korean Institute of Electrical and Electronic Material Engineers 2025

## Abstract

MOSFETs are integral components in modern electronics, renowned for their efficiency and performance. However, leakage currents, including drain-source ( $I_{DSS}$ ) and gate-source ( $I_{GSS}$ ) currents, pose significant challenges to device reliability and overall system efficiency, leading to issues such as increased power loss, thermal stress, and reduced lifespan of devices. This review delves into the mechanisms underlying leakage currents in SiC MOSFETs, a promising technology for high-power applications. The key factors contributing to leakage, such as gate oxide degradation, material properties, and device architecture, have been identified by examining the research conducted over the past few years. Understanding the leakage current mechanisms is crucial for developing effective mitigation strategies and optimizing SiC MOSFET performance. This review concludes by summarizing key findings and highlighting the importance of ongoing research.

## Graphical Abstract



**Keywords** Gate leakage · Junctions · Leakage currents · MOSFET · Silicon carbide (SiC) · Tunneling

✉ Nurul Fadzlin Hasbullah  
nfadzlinh@iium.edu.my

<sup>1</sup> Department of Electrical and Computer Engineering,  
Kulliyah of Engineering, International Islamic University  
Malaysia, Kuala Lumpur, Malaysia

<sup>2</sup> National University of Singapore, Queenstown, Singapore

<sup>3</sup> Department of Electrical and Electronics Engineering,  
Faculty of Engineering, Karadeniz Technical University,  
Trabzon, Türkiye, Turkey

# 1 Introduction

Metal-oxide-semiconductor field-effect Transistors (MOSFETs) serve as the principal constituent of contemporary electronic systems, underpinning the functionality of devices ranging from simple calculators to sophisticated supercomputers [1, 2]. Their unparalleled capacity to amplify and switch electronic signals with remarkable efficiency and speed has propelled advancements in computing, telecommunications, and consumer electronics [3, 4]. Characterized by their high input impedance and rapid switching capabilities, MOSFETs have revolutionized circuit design and enabled the miniaturization of electronic components [5, 6].

In recent years, the limitations of silicon (Si) based MOSFETs have driven the search for alternative materials [7, 8]. Among these, silicon carbide (SiC), a wide-bandgap semiconductor, has come out as an encouraging option for high-power electronics. SiC MOSFETs offer significant advantages, including higher breakdown voltage, lower on-resistance, and better thermal conductivity compared to their Si counterparts [9]. These characteristics result in improved power density, reduced energy losses, and enhanced system reliability. Consequently, SiC MOSFETs are increasingly being used in demanding applications such as electric vehicles, space electronics, aviation, and industrial motor drives [10, 11].

A clear example of the advantages of SiC MOSFETs is their superior performance in high-power, high-temperature environments compared to Si-based devices. SiC MOSFETs exhibit much lower on-resistance, higher breakdown voltages, and greater thermal stability, making them well-suited for such applications [12]. Shenai et al. showed that at high operating temperatures, a SiC device has considerably higher on-state conductance and smaller off-state leakage current than Si devices. This resulted in a decrease in the power dissipated in the active device area and, thus, the SiC devices showed desirable performance even for very-high

junction temperatures [13]. Similarly, C. Unger and M. Pfost investigated thermal stability by means of high-temperature characterization, measurements up to destruction, and electro-thermal simulations. It was shown that the temperature dependence of the threshold voltage  $V_{th}$  diminishes at high temperatures, which leads to thermally stable operation at elevated temperatures of SiC-based MOSFETs. On the contrary, the nonuniform current distribution and the formation of hot spots can still be a concern at low  $V_{GS}$  [14]. However, Z. Li et al. showed that prolonged exposure conditions of SiC MOSFETs to high temperatures may induce stress on the  $SiO_2/SiC$  interface, which leads to a decrease in electron mobility and thus reduces the transconductance and drain current [15].

Figure 1 highlights the key power technologies on a power-frequency diagram, showing that wide-bandgap (WBG) materials like SiC and GaN have been developed due to their lower on-resistance and ability to operate at higher frequencies, which significantly reduces losses and improves system efficiency. While gallium nitride (GaN) is mostly used in the 100 V to 900 V range, SiC excels at higher voltages, exceeding 650 V and even surpassing 2000 V. This broader voltage range emphasizes the superiority of SiC over Si in power electronics, where high voltage and efficiency are essential. SiC MOSFETs are thus enabling more compact and efficient designs in power converters and motor drives, outperforming their Si equivalents in both performance and reliability [16].

However, leakage currents in MOSFETs, although typically small, can substantially affect the efficiency and dependability of devices [17, 18]. These currents are unintended flows of charge that occur even when the device is in an off-state ( $I_{DSS}$ ) or through the gate oxide ( $I_{GSS}$ ) [19]. Leakage currents can lead to a variety of problems, including increased power dissipation, which reduces the overall efficiency of electronic systems. Moreover, these currents contribute to elevated operating temperatures, causing thermal stress that can accelerate device aging and degradation. Over time, the higher temperatures may cause the breakdown of the gate oxide, exacerbating leakage and potentially causing catastrophic device failure. Furthermore, leakage currents reduce the switching speed of MOSFETs, negatively affecting the dynamic performance of circuits. In applications where safety is paramount, such as in aerospace and automotive electronics, uncontrolled leakage can compromise system reliability and stability, making it a crucial factor to address in device design and material selection. In SiC MOSFETs, managing leakage currents is critical because of the material's intrinsic properties and the high voltages at which these devices operate. Understanding the mechanisms behind  $I_{DSS}$  and  $I_{GSS}$  is paramount for




Fig. 1 Power technologies at different frequencies [16]

maximizing device efficiency and ensuring long-term reliability [20].

This review comes up with a detailed examination of the fundamentals of SiC MOSFETs, emphasizing their advantages over traditional Si-based MOSFETs. A comprehensive analysis of leakage current mechanisms is central to this paper, with a particular focus on  $I_{DSS}$  (drain-source leakage current) and  $I_{GSS}$  (gate-source leakage current).  $I_{DSS}$  is highlighted for its significant role in off-state power losses, while  $I_{GSS}$  is examined in relation to the risk of gate oxide breakdown, a critical failure mode for SiC devices operating at high voltages.

This paper makes a substantial contribution to the existing body of knowledge on leakage currents in MOSFETs, with a focus on SiC technologies. It systematically explores the underlying physical mechanisms that contribute to these leakage currents, providing a thorough review of recent research. Factors influencing  $I_{DSS}$  and  $I_{GSS}$  are discussed in depth, including material properties, device architecture, and environmental conditions. The review also addresses the broader impact of leakage currents on MOSFET performance, particularly in terms of device efficiency, thermal management, and long-term reliability. Mitigation strategies to minimize these leakage currents, such as improvements in gate oxide integrity and optimized device designs, are presented as well. Additionally, future research directions are outlined, particularly in the context of advancing SiC MOSFET technologies for high-power and harsh-environment applications. This review fills a critical gap in the literature by offering a focused discussion on leakage current mechanisms in SiC MOSFETs, which is often overlooked in broader reviews [12, 21–23]. By addressing  $I_{DSS}$  and  $I_{GSS}$  comprehensively, this paper underscores the importance of

controlling leakage currents to promise the optimal performance and reliability of SiC-based devices.

The rest of the paper is organized as follows: Sect. 2 presents an overview of the basics of a SiC MOSFET device and the merits of a SiC MOSFET over the traditional Si counterpart. Section 3 presents a detailed discussion of the mechanisms of leakage currents in SiC MOSFET. All significant mechanisms contributing to  $I_{DSS}$  and  $I_{GSS}$  have been discussed in detail. Section 3.2.2 presents a discussion on the factors affecting the leakage currents in MOSFET. A brief discussion on the radiation-induced leakage current and its effects on the working of MOSFET is presented in Sect. 4. The strategies that can be employed for the mitigation of leakage current in MOSFET are presented in Sect. 5. Section 6 presents the future trends in this research. Finally, Sect. 7 concludes the review paper.

## 2 Fundamentals and Basic Working Principle of a SiC MOSFET

### 2.1 SiC MOSFET

SiC MOSFETs are available in various forms, classified by their conductive channel as either n-channel or p-channel. They also come in two main types: enhancement and depletion, based on their conduction mode [24]. Enhancement-type MOSFETs remain off when the gate-to-source voltage ( $V_{GS}$ ) is zero, requiring a positive voltage (n-channel) or negative voltage (p-channel) to turn on and allow current flow by attracting charge carriers into the channel region [25]. These MOSFETs are commonly used in digital circuits due to their low power consumption when inactive. Depletion-type MOSFETs, on the other hand, are normally on when  $V_{GS}$  is zero, with a voltage opposite to the channel type required to turn them off. A negative gate voltage reduces the current in n-channel depletion MOSFETs, while a positive voltage does the same for p-channel versions. These MOSFETs are more often used in analog circuits where a normally-on switch is required [26].

Figure 2 depicts the structure of an n-channel enhanced SiC MOSFET by Roma Semiconductor, featuring vertical conduction that improves strength, electrical resistance, and avalanche energy, distinguishing it from traditional Si MOSFETs by having the drain at the bottom to create a vertical current path [27].

The SiC MOSFET is fabricated using ion implantation and epitaxial growth to precisely form the source (N+), base (P), and drift (N-) regions. When a positive gate voltage is supplied, an electric field forms in the oxide layer, attracting electrons to the junction between the base and oxide layers and creating a short channel for conduction. This increases





Fig. 2 Planar structure of an enhanced n-channel SiC MOSFET [27]

**Fig. 3** Comparison between the properties of Si and SiC [32]

Fundamental Properties	Si	4H-SiC	6H-SiC
Bandgap (eV)	1.12	3.26	3.03
Electron mobility (cm <sup>2</sup> /Vs)	1350	800	370
Hole mobility (cm <sup>2</sup> /Vs)	450	140	80
Thermal Conductivity (W/cm K)	1.5	3.7	3.8
Critical electric field strength (MV/cm)	0.3	2.2	2.5
Relative dielectric constant	11.8	9.7	9.66

**Fig. 4** Cross-sectional views of (a) Planar Gate SiC MOSFET and (b) Trench Gate SiC MOSFET structures [33]



the device's current-carrying capacity and drain current. The high electron mobility enables fast switching speeds. The P+ base and N- drift regions form a pn junction, acting as a body diode. The source (N+), base (P+), and drift region (N-) create a triode structure, while the gate oxide layer insulates the gate from the base, improving stability. SiC's high breakdown field strength allows the drift region to remain resistive even with a thinner design [28].

## 2.2 Si vs. SiC MOSFET

Both Si and SiC are extensively utilized in power electronics, but they exhibit significant differences due to the distinguishable material properties of Si and SiC. SiC MOSFETs have several advantages over their Si counterparts, primarily due to SiC's wider bandgap, higher thermal conductivity, and superior electric field strength. These properties allow SiC MOSFETs to work at higher voltages, temperatures, and switching frequencies with lower conduction and switching losses [29]. Specifically, SiC MOSFETs can handle higher breakdown voltages, making them ideal for high-power applications. Besides, the higher thermal conductivity of SiC allows for better heat dissipation, reducing the need for complex cooling systems. The faster switching speed of SiC MOSFETs results in more efficient and

compact power converters. However, SiC devices are generally more expensive than Si devices owing to the higher cost of SiC substrates and manufacturing processes [30]. Despite this, the performance benefits of SiC MOSFETs often justify the higher cost in applications requiring high efficiency and reliability. SiC can adopt various crystalline structures based on its stacking order, a phenomenon known as polytypism, with each structure referred to as a polytype. Consequently, SiC is classified as a polytypic material with approximately 250 distinct polytypes. The most commonly utilized polytypes are 6 H-SiC and 4 H-SiC, as they can be manufactured into large wafers and are readily available for device fabrication. Figure 3 compares the properties of Si and SiC [31].

## 2.3 SiC-Based MOSFET Structures

SiC MOSFETs are available in several structural variants that significantly influence their behavior. Figure 4 illustrates the two most common vertical SiC MOSFET structures: the planar gate MOSFET and the trench gate MOSFET. Both structures employ a vertical current flow through the N- drift layer and N+ substrate to achieve high blocking voltage capability, but they differ significantly in

channel formation and gate oxide geometry, which directly influences leakage current behavior [33].

In the planar design, the gate electrode is formed on a flat surface over the P-well region, where the inversion channel develops laterally under the gate oxide. The simpler planar geometry results in a more uniform electric field distribution across the gate oxide. Gate leakage current  $I_{GSS}$  in planar SiC MOSFETs is primarily governed by the quality of the gate oxide and the interface state density at the SiC/SiO<sub>2</sub> interface. While planar structures are generally easier to fabricate with reliable oxide characteristics, they typically have lower channel density, leading to higher specific on-resistance compared to trench designs [34].

In contrast, the trench gate MOSFET features a vertically etched trench filled with gate material and lined by gate oxide. The inversion channel forms along the vertical side-walls of the trench. This design significantly increases channel density, reducing specific on-resistance. However, the trench geometry creates regions of enhanced electric field concentration, especially at the trench corners, making the gate oxide more susceptible to stress-induced leakage and reliability degradation. Gate leakage in trench designs tends to be higher if oxide processing is not carefully optimized, requiring advanced design techniques such as rounded trench corners or graded oxide thickness to mitigate electric field peaks [35].

These structural differences underscore that leakage current mechanisms are not uniform across SiC MOSFET technologies. Planar designs tend to have lower  $I_{GSS}$  under comparable conditions due to simpler oxide fields but pay a penalty in higher on-resistance, while trench designs require careful oxide engineering to balance low on-resistance with acceptable gate leakage performance.




Fig. 5 Mechanisms for  $I_{DSS}$

### 3 Leakage Current in a Power MOSFET

Leakage current in a MOSFET is the undesirable flow of current between the terminals when the device is ideally meant to remain off. This current can significantly impact power consumption, especially in low-power applications [36].

Drain-to-Source leakage current ( $I_{DSS}$ ) and Gate-to-Source leakage current ( $I_{GSS}$ ) are critical parameters for MOSFET characterization and selection [37].  $I_{DSS}$  is the maximum leakage current flowing between the drain and source terminals of a MOSFET when the gate is shorted to the source. It is measured under specific conditions, typically with a defined voltage ( $V_{DS}$ ) applied between the drain and the source [38].  $I_{DSS}$  is an important parameter for characterizing MOSFET's off-state behavior. A lower  $I_{DSS}$  indicates better performance, as it represents less leakage current when the MOSFET is supposed to be off.  $I_{GSS}$  is the leakage current flowing between the gate and source terminals of a MOSFET when the drain is shorted to the source [39]. It is measured under specific conditions, typically with a defined voltage ( $V_{GS}$ ) applied between the gate and the source.  $I_{GSS}$  is primarily associated with gate oxide quality. A lower  $I_{GSS}$  indicates a better gate oxide, which is crucial for device reliability and performance [40].

#### 3.1 Drain To Source Leakage Current ( $I_{DSS}$ ) in a MOSFET

In the off-state, a small current still flows from the drain to the source of a MOSFET because the channel is not entirely off [41]. The possible mechanisms responsible for  $I_{DSS}$  are summarized in Fig. 5 and are discussed in detail.

##### 3.1.1 Subthreshold Leakage

Subthreshold conduction, also referred to as subthreshold leakage or weak inversion current, is the current that flows between the source and drain of a MOSFET when the transistor operates in the subthreshold region, specifically when the gate-to-source voltage  $V_{GS}$  is lower than the threshold voltage  $V_{th}$  [42, 43]. This conduction happens because of the emergence of a weak inversion layer [44].

Subthreshold leakage is seen in SiC vertical power MOSFETs, mainly due to trap-assisted conduction, tunneling, and thermionic emission. However, because SiC has a wider bandgap and a lower inherent carrier concentration than Si MOSFETs, the leakage is typically significantly smaller. However, subthreshold performance can be deteriorated by interface traps and high-temperature operation.

Figure 6 shows the energy-band diagram of n-MOSFET, biased such that the surface potential  $\phi_s$  is less than  $2\phi_B$






Fig. 6 Band diagram of n-MOSFET in weak inversion mode




Fig. 7 Subthreshold leakage and slope in an n-MOSFET [46]

(where  $\phi_B$  is the bulk potential). Because of this biasing, the Fermi level at the gate-substrate interface shifts closer to the conduction band than to the valence band. This causes the semiconductor to behave like a lightly doped n-type material at the interface, allowing a small amount of current to flow. This current is primarily because of the diffusion of minority carriers (electrons in the case of a p-type substrate) in the n-channel [45].

Weak inversion generally predominates the off-state leakage in contemporary devices due to the low threshold voltage. The weak inversion current is described using the following expression (1).

$$I_{ds} = \mu_0 C_{OX} \frac{W}{L} (m-1) (v_T)^2 \times e^{(V_g - V_{th})/mv_T} \times (1 - e^{-v_{DS}/v_T}) \quad (1)$$

$$\text{where } m = 1 + \frac{C_{dm}}{C_{OX}} = 1 + \frac{\epsilon_{Si} C}{\epsilon_{OX} t_{OX}} = 1 + \frac{3t_{OX}}{W_{dm}}.$$

In this context,  $V_{th}$  represents the threshold voltage,  $V_T = kt/q$  is the thermal voltage, and  $C_{OX}$  denotes the gate oxide capacitance. Additionally,  $\mu_0$  is the zero-bias mobility, and  $m$  is the subthreshold swing coefficient, also known as the body effect coefficient.  $W_{dm}$  indicates the maximum depletion layer width,  $t_{OX}$  is the gate oxide thickness, and  $C_{dm}$  refers to the capacitance of the depletion layer.

For long-channel devices, the subthreshold current remains independent of the drain voltage when  $V_{DS}$  exceeds a few  $v_T$ . In contrast, the relationship with the gate voltage is exponential, as shown in Fig. 7. The inverse of the slope of  $\log_{10}(I_{ds})$  versus  $V_{GS}$  is referred to as the subthreshold slope  $S_t$ , which can be expressed as follows.

$$S_t = \left[ \frac{d(\log_{10} I_{ds})}{dV_{gs}} \right]^{-1} = 2.3 \frac{mkT}{q} = 2.3 \frac{kT}{q} \left( 1 + \frac{C_{dm}}{C_{OX}} \right) \quad (2)$$

The sub-threshold slope is an important parameter in analyzing sub-threshold conduction. It reflects how efficiently a transistor can be switched off, representing the rate at which current decreases as the gate voltage is lowered below the threshold voltage.

### 3.1.2 Drain Induced Barrier Lowering (DIBL)

In long-channel devices, the drain and the source are sufficiently isolated, so their depletion regions do not significantly impact the potential or electric field throughout most of the device. As a result, the threshold voltage in these devices remains largely unaffected by the channel length or drain bias. Nevertheless, in short-channel devices, the depletion regions from the source and drain, along with the source-drain potential, have a substantial influence on band bending across much of the device [47]. Consequently, the threshold voltage and subthreshold current in short-channel devices become dependent on drain bias. This phenomenon is known as drain-induced barrier lowering (DIBL) [48].

In MOSFETs with very short channel lengths, the electric field from the drain can penetrate deep into the channel region [49, 50]. As the drain voltage becomes greater, the electric field from the drain drops the potential barrier at the source end of the channel. This makes it easier for carriers (electrons in n-channel MOSFETs or holes in p-channel MOSFETs) to move from the source to the drain, even if the gate voltage is lower than the threshold. The lowering of the barrier results in a reduction of the threshold voltage, meaning the MOSFET can turn on at lower gate voltages than expected [51].

In comparison to Si MOSFETs, SiC MOSFETs may exhibit a smaller DIBL effect because of the greater electric fields brought about by the material's broad bandgap and

higher breakdown voltage characteristics. It may still affect the off-state characteristics of the device, though, as with any power device, which could result in a rise in leakage currents and possible device performance loss.

### 3.1.3 Reach Through

Reach-through in a MOSFET is a phenomenon where the source and drain depletion regions combine, allowing current to flow directly from the drain to the source, bypassing the gate control [52, 53]. This occurs at high drain voltages, particularly in short-channel devices, leading to significant leakage currents and potential device failure [54].

In short-channel devices, the closeness of the drain and source results in the depletion regions at the drain-substrate and source-substrate junctions extending into the channel [55]. As the channel length decreases while keeping the doping sustained, the distance between the depletion region boundaries reduces. Raising the reverse bias across the junctions (by raising  $V_{DS}$ ) brings these junctions even closer. When the channel length and reverse bias combination lead to the depletion regions merging, reach-through occurs [56].

Reach-through can occur in shorter-channel SiC MOSFETs, although it is uncommon. SiC MOSFETs generally operate in the long-channel regime, unlike Si MOSFETs. However, in certain applications, such as low-voltage or high-frequency designs, shorter channel lengths may be used. In these cases, the likelihood of reach-through increases. To mitigate this, the design of the drift region and doping profile is crucial. SiC MOSFETs are carefully engineered with optimized drift regions and doping gradients to minimize reach-through and ensure reliable performance. Proper understanding and mitigation of reach-through are




Fig. 8 Reverse-bias pn junction leakage mechanism [61]

essential for maintaining the reliability and performance of modern MOSFETs, particularly as device dimensions continue to shrink [57].

### 3.1.4 Reverse Bias Junction Leakage

The reverse bias junction leakage paths in a SiC power MOSFET are shown in Fig. 8. This leakage can usually occur because of the drift or diffusion of minority carriers in the reverse-bias region, as well as electron-hole pair generation through the avalanche effect [58]. The reverse-bias leakage current in the pn junction is influenced by both the doping concentration and the junction area. In heavily doped pn junctions formed between the drain/source and substrate, the band-to-band tunneling (BTBT) effect predominantly contributes to the reverse bias leakage current [59]. In BTBT, electrons tunnel directly from the valence band of the p-type region to the conduction band of the n-type region [60]. The current density across the reverse-bias pn junction is represented by the following Eq. (3).

$$J_{pn} = A \frac{EV_{app}}{\sqrt{E_g}} \exp \left( -B \frac{E_g^{3/2}}{E} \right) \quad (3)$$

Where  $A = \frac{\sqrt{2m^*}q^3}{4\pi^3\hbar^2}$  and  $B = \frac{4\sqrt{2m^*}}{3q\hbar}$ .

In this context,  $m^*$  is the effective mass of an electron;  $E_g$  is the energy bandgap;  $V_{app}$  is the applied reverse bias;  $E$  is the electric field across the junction;  $q$  is the charge of electrons and  $\hbar = h/2\pi$ , called reduced Planck's constant. Assuming a step junction, the electric field at the junction can be expressed as shown in Eq. 4.

$$E = \sqrt{\frac{2qN_aN_d(V_{app} + V_{bi})}{\epsilon_{SiC}(N_a + N_d)}} \quad (4)$$

where  $N_a$  and  $N_d$  are the doping in the p and n side, respectively;  $\epsilon_{SiC}$  is the permittivity of SiC;  $V_{bi}$  is the built-in voltage across the junction. In scaled devices, high doping levels and sharp doping profiles lead to considerable BTBT current across the drain-well junction.

### 3.1.5 Gate-Induced Drain Leakage (GIDL)

GIDL occurs owing to the high electric field in the overlapping region between the gate and drain. This overlap is inherent in MOSFET fabrication because the gate extends slightly over the drain [62]. During manufacturing, ion implantation for source/drain doping is performed after polysilicon deposition at the gate, causing the dopant atoms to spread laterally into the drain region. Subsequent thermal




Fig. 9 GIDL in a MOSFET [65]




Fig. 10 Mechanisms for  $I_{GSS}$

annealing, which reduces defects, also raises the lateral diffusion of these dopants. When a voltage is applied to the drain while  $V_{GS} < 0$ , significant band bending occurs in the overlapped drain region, triggering band-to-band tunneling of electrons. This tunneling produces electron-hole pairs that may be swept into the drain and substrate, as depicted in Fig. 9. This process is known as Gate-Induced Drain Leakage (GIDL) [63].

One crucial area of a SiC power MOSFET's design is the gate-drain overlap zone, where the gate voltage can affect the electric field distribution. Electron-hole pairs can be formed in the depletion area if the gate voltage is high enough to provide a strong electric field, particularly under reverse bias conditions. These carriers may add to the leakage current if they are swept in the direction of the drain. Although this effect is comparable to that seen in Si-based MOSFETs, the actual behavior of this phenomenon varies slightly because of SiC's wide bandgap.

GIDL results from electrons tunneling from the filled valence band in the drain near the surface to the unoccupied conduction band further away. Proper drain design can help mitigate GIDL [64] using a lightly doped drain near the channel can lower this leakage by increasing the depletion region width.

## 3.2 Gate To Source Leakage Current in a MOSFET ( $I_{GSS}$ )

$I_{GSS}$  is primarily due to tunneling currents through the gate oxide or gate leakage currents. It is the current that leaks from the gate terminal to the source terminal when the gate-source voltage is applied [66]. This current is a crucial indicator of SiC MOSFET degradation [67]. The possible mechanisms responsible for  $I_{GSS}$  are summarized in Fig. 10 and are discussed in detail.

### 3.2.1 Tunneling Through Gate Oxide

The tunneling mechanism between the substrate and the gate polysilicon is categorized into two main types: (1) Fowler–Nordheim (FN) tunneling and (2) direct tunneling. In addition to these two mechanisms, trap-assisted tunneling through localized trap states can also cause significant leakage [18]. The probability of tunneling for an electron is influenced by factors such as the barrier thickness, barrier height, and the specific barrier structure. As a result, the probability of tunneling for a single electron differs between FN tunneling and direct tunneling, leading to variations in the tunneling currents [68].

Direct tunneling and Fowler–Nordheim (FN) tunneling are of lesser significance in SiC power MOSFETs than in ultra-thin oxide devices, including planar CMOS transistors. Since the possibility of tunneling diminishes exponentially with increasing oxide thickness, the thicker gate oxides in SiC MOSFETs—typically in the 50–100 nm range—significantly lower the probability of direct tunneling. However, at extremely high electric fields, such as during overvoltage situations where the rated gate voltage is exceeded, FN tunneling may take place. It is a non-dominant process, though, because these electric fields are usually well below the threshold needed for FN tunneling under typical operating conditions.

**3.2.1.1 Fowler–Nordheim Tunneling** In Fowler–Nordheim (FN) tunneling, electrons move from the conduction band of the semiconductor into the conduction band of the oxide layer [69]. Figure 11 illustrates the FN tunneling process, where electrons move from the inverted surface to the gate. When disregarding the impacts of temperature and image-force-induced barrier lowering, the current density associated with FN tunneling can be given by Eq. 5.

$$J_{FN} = \frac{q^3 E_{OX}^2}{16\pi^2 \hbar \varphi_{OX}} \exp \left( -\frac{4\sqrt{2m^*} \varphi_{OX}^{3/2}}{3\hbar q E_{OX}} \right) \quad (5)$$






Fig. 11 FN tunneling mechanism [70]




Fig. 12 Direct tunneling mechanism [70]

In this context,  $E_{OX}$  denotes the electric field across the oxide,  $\varphi_{OX}$  represents the barrier height for electrons within the conduction band, and  $m^*$  refers to the effective mass of an electron in the Si conduction band. The Fowler–Nordheim current equation describes the tunneling process through a triangular potential barrier and is applicable when  $V_{OX} > \varphi_{OX}$ , where  $V_{OX}$  is the voltage drop across the oxide layer. The measured FN tunneling current is generally quite low.

**3.2.1.2 Gate Direct Tunneling** Direct tunneling current is prominent when the thickness of the oxide is minimal. In extremely thin oxide layers (typically less than 3–4 nm), electrons from the inverted Si surface tunnel directly to the gate via the forbidden energy gap of the SiO layer, rather than entering the conduction band of SiO [71]. Figure 12 illustrates this direct tunneling phenomenon. In this scenario, electrons pass through a trapezoidal potential barrier, not a triangular one. Consequently, direct tunneling takes




Fig. 13 Trap-assisted tunneling mechanism [70]

place when  $V_{OX} < \varphi_{OX}$ . The equation that describes the current density for direct tunneling is as follows:

$$J_{DT} = AE_{OX}^2 \exp \left\{ -\frac{B(1 - [1 - \frac{V_{OX}}{\varphi_{OX}}]^{3/2})}{E_{OX}} \right\} \quad (6)$$

where  $A = q^3/16\pi^2\hbar\varphi_{OX}$

$$B = 4\sqrt{2m^*}\varphi_{OX}^{3/2}/3\hbar q$$

Since the gate oxides of SiC MOSFETs are far thicker (usually 50–100 nm) than the ultra-thin oxides (less than 3–4 nm) seen in planar CMOS devices, direct tunneling is practically insignificant in these devices under typical operating conditions. The likelihood of electrons tunneling directly through the forbidden energy gap rapidly drops with increasing oxide layer thickness, as direct tunneling is an exponential function of oxide thickness. Therefore, even though the direct tunneling process is theoretically possible, the thick oxide architecture of SiC MOSFETs prevents it from significantly causing gate leakage.

**3.2.1.3 Trap-assisted Tunneling** Trap-assisted tunneling is a process where electrons move through the gate oxide by hopping through localized trap states, which arise from defects or impurities in the oxide layer or at the SiC/SiO<sub>2</sub> interface, as illustrated in Fig. 13 [72]. These trap states, located deep within the energy gap of the oxide layer, act as charge centers, facilitating electron transitions from the

inversion layer to the trap sites. The likelihood of electron capture depends on the distribution of these traps in both energy space and physical location. In SiC MOSFETs, such defects are often attributed to intrinsic imperfections during oxide growth or to stress-induced defects at the SiC/SiO<sub>2</sub> interface.

Electron transport through these traps involves multiple hopping transitions, typically assisted by phonons, with the hopping conduction being limited by the spatial distribution of traps. This behavior can significantly influence the gate leakage current in SiC power MOSFETs. To model trap-assisted leakage currents, many approaches assume a simplified continuous capture cross-section for all trap states. However, the actual traps are distributed non-uniformly, both in energy and spatially, and their capture cross-sections vary depending on their depth within the oxide and their energy levels [73].

In the context of SiC MOSFETs, the traps include (i) fixed charges formed during fabrication, (ii) mobile charges that can migrate under electric fields, (iii) interfacial trapped charges at the SiC/SiO<sub>2</sub> interface with energy levels spread across the forbidden energy gap, and (iv) oxide-trapped charges within the bulk of the oxide, often arising from oxygen vacancies or other intrinsic defects. These charge centers can degrade device performance by contributing to gate leakage currents and affecting reliability [74]. Understanding the distribution and behavior of these traps is crucial for improving the performance and reliability of SiC power MOSFETs, particularly under high electric field conditions.

### 3.2.2 Hot Carrier Injection

Hot Carrier Injection (HCI) is a significant degradation mechanism in MOSFETs, especially in high electric field conditions where carriers gain sufficient kinetic energy to become ‘hot’ and are injected into the gate oxide layer [75]. When the device operates under high drain-to-source voltages, electrons or holes in the channel can acquire high energy and penetrate the gate oxide. This phenomenon introduces trap sites and defects within the oxide, altering its structural integrity and leading to an increase in gate-to-source leakage current ( $I_{GSS}$ ).

In SiC MOSFETs, which are designed for high-voltage applications, the effects of HCI are particularly pronounced [76]. HCI-induced traps create regions within the oxide that facilitate carrier tunneling from the gate to the source. This carrier tunneling is further exacerbated by Stress-Induced Leakage Current (SILC), another key reliability issue in MOSFETs [77]. SILC arises due to prolonged electrical stress across the gate oxide, which contributes to additional trap sites and increases leakage paths. As HCI generates initial trap sites, the sustained high electric fields intensify SILC by enabling carriers to tunnel more easily through the thinner, degraded oxide regions. Consequently, the combination of HCI and SILC amplifies  $I_{GSS}$ , causing a substantial rise in leakage current over time. This dual effect not only compromises gate control over the channel but also accelerates the degradation of threshold voltage stability and overall device longevity [78, 79]. Figure 14 illustrates the energy band diagram in terms of hot electron injection.




Fig. 14 Hot electron injection [70]

## 4 Factors Affecting the Leakage Current of a MOSFET

Leakage currents in MOSFETs, specifically  $I_{DSS}$  (Drain-Source leakage current with Gate shorted) and  $I_{GSS}$  (Gate-Source leakage current with Drain shorted), are influenced by a myriad of intrinsic and extrinsic factors [80]. The channel dimensions, particularly the length and width, significantly impact  $I_{DSS}$ , as shorter channels heighten electric fields and enhance tunneling currents [81]. Doping concentration plays a crucial role, where higher doping can mitigate subthreshold conduction yet potentially increase junction leakage [82]. The quality and thickness of the gate oxide are paramount, with thinner oxides and defects promoting gate-induced drain leakage (GIDL) [83]. Elevated temperatures universally augment leakage currents by boosting carrier generation rates. Surface states and interface traps, especially at the SiC/SiO<sub>2</sub> interface, contribute to trap-assisted tunneling, exacerbating leakage [84]. High electric fields further elevate leakage through mechanisms

such as band-to-band tunneling, while higher drain-source voltages ( $V_{DS}$ ) amplify the electric field within the device, leading to increased leakage [85]. Y. Xiao et al. studied the long-term reliability of SiC MOSFETs under total ionizing dose (TID) effects, revealing that gate leakage current degradation depends on the bias voltage. At a critical gate bias, the leakage current increases then decreases, and finally grows exponentially before oxide breakdown. This behavior is driven by sequential hole trapping, interface trap de-passivation, and electron trapping during Fowler–Nordheim (FN) tunneling, with FN tunneling identified as the primary conduction mechanism [86]. Besides, manufacturing defects can be another factor that provides unintended paths for leakage currents.

The gate material's work function relative to the semiconductor affects the barrier height and consequently the leakage [87]. High electric fields across the gate oxide, influenced by bias conditions, can induce significant tunneling currents. Similarly, higher temperatures elevate  $I_{GSS}$  as well by enhancing carrier generation and reducing tunneling barriers. Interface traps and defects at the gate oxide/semiconductor interface facilitate trap-assisted tunneling, further increasing leakage [69].

In SiC MOSFETs, the higher density of defects compared to Si can lead to increased leakage through defect states [88]. Oxide reliability issues, including higher interface state densities and oxide charge trapping, are more pronounced in SiC MOSFETs [89]. Despite the superior thermal conductivity of SiC, localized heating at defect sites can still exacerbate leakage currents. Surface roughness prior to oxide deposition impacts oxide quality and subsequent leakage [90]. Understanding these factors is crucial for optimizing the design and performance of MOSFETs to minimize leakage currents and enhance device reliability. The impact of packaging materials on leakage currents was investigated by M. A. Alam et al. [91]. Their findings suggest that the properties of molding compounds can influence the magnitude of leakage currents, emphasizing the importance of material selection in MOSFET manufacturing.


Building upon the understanding of degradation mechanisms, J. P. Kozak et al. introduced a robustness testing methodology for SiC MOSFETs [92]. Their work reinforced the dominance of gate oxide degradation as a failure mode under high-stress conditions. While gate oxide and bulk semiconductor degradation are critical concerns, the inherent structure of MOSFETs contributes to leakage currents as well. D. Mukherjee and B. V. R. Reddy [93] focused on reducing p-n junction leakage by modifying MOSFET construction. Their simulations demonstrated that terminating the junctions with silicon dioxide can significantly decrease substrate leakage.

The effect of MOSFET architecture can also be profound on the leakage current. The study by S. Yadav et al. employed three-dimensional modeling to investigate gate leakage characteristics within various nanoscale MOSFET architectures, encompassing fin field-effect transistors and gate-all-around MOSFETs. Direct quantum tunneling-based gate leakage currents were computed using the Wentzel–Kramers–Brillouin approximation. Quantum transport calculations for gate leakage current were conducted through the non-equilibrium Green's function formalism. Among the investigated MOSFET structures, the gate-all-around MOSFET exhibited the most pronounced correlation between gate leakage and variations in gate material work function and oxide thickness [94].

The study by Y. Zhou et al. develops a model to understand how SiC MOSFETs fail during short circuits. The model focuses on leakage currents and the build-up of electric charge at the interface between the SiC and its insulating layer. The main leakage current flows through a specific part of the device and is influenced by several factors. The amount of electric charge at the interface affects how well the device conducts electricity. The researchers believe that two types of current, which increase as the device gets hotter, are primarily responsible for the failure of the device. As the leakage current grows, it causes the device to heat up even more, creating a harmful cycle that leads to failure [95].

A similar study by H. Nemoto et al. examined the contribution of electrons and holes to the leakage current in p-channel 4 H-SiC MOSFETs when a negative voltage is applied to the gate. It was found that electrons primarily cause leakage when the gate is made of n+ polysilicon. The leakage behavior of electrons follows two specific mechanisms: Fowler–Nordheim and Pool–Frenkel. However, assessing the hole leakage current was hindered by the injection of hot electrons from the gate electrode side [96]. A similar study carried out by W. Tan et al. investigates how and why current flow changes in 1.2 kV SiC MOSFETs under different operating conditions. By combining computer simulations, experiments, and data analysis, the authors identified the mechanisms responsible for increased current leakage. It was found that trap-assisted tunneling and Fowler–Nordheim tunneling cause leakage when the device is under normal operating conditions. However, under extreme conditions, the build-up of trapped particles within the device accelerates its breakdown. In addition, the authors observed that electrons can also cause leakage, leading to the creation of defects at the interface between the SiC and its insulating layer [97]. Figure 15 presents a summary of factors affecting leakage current in MOSFET.

To enhance the depth and clarity of the analysis, Table 1 presents a consolidated summary of key findings from the



**Fig. 15** Factors affecting leakage current in a MOSFET

previously discussed studies on leakage current mechanisms in SiC MOSFETs. This table encapsulates the critical experimental conditions, modeling approaches, dominant conduction mechanisms, and the corresponding insights into device behavior under various electrical, thermal, and structural stressors. By organizing the literature in this comparative format, the table enables a clearer understanding of how factors such as gate bias, device architecture, interface quality, temperature, and packaging materials contribute to leakage current phenomena. Notably, it underscores the recurring significance of Fowler-Nordheim tunneling, trap-assisted tunneling, and defect-mediated conduction as the primary leakage pathways reported across diverse operational regimes.


To provide a clearer visualization of how different stress conditions influence leakage current mechanisms in SiC MOSFETs, a conceptual summary is presented in Fig. 16. This figure qualitatively maps the relative contribution of four key leakage pathways: Fowler-Nordheim tunneling, trap-assisted tunneling, thermally activated leakage, and interface charge effects under various stress environments, including high gate bias, elevated temperature, ionizing radiation, and packaging-induced stress. The severity levels are based on findings consolidated from the studies presented in Table 1 above, offering an intuitive comparison across operating conditions. This visual representation complements the tabulated data and emphasizes the multifactorial nature of leakage behavior, reinforcing the need for holistic reliability assessment strategies in SiC MOSFET design and application.

**Table 1** Summary of reported studies on leakage current mechanisms in SiC mosfets

Reference	Stress condition	Dominant mechanism	Findings
Y. Xiao et al. [86]	Total ionizing dose (TID), varying gate bias	FN tunneling, hole/electron trapping	Gate leakage increases, then drops before an exponential rise, as oxide breakdown under critical bias.
M. A. Alam et al. [91]	Packaging effects	Thermally activated leakage paths	Molding compound properties influence leakage, highlighting the packaging material.
J. P. Kozak et al. [92]	High-stress reliability testing	Gate oxide degradation	Robustness testing reinforces oxide degradation as the main failure mode.
D. Mukherjee and B. V. R. Reddy [93]	Device structure modification	pn junction leakage	SiO <sub>2</sub> -terminated junctions reduce substrate leakage currents in simulations.
S. Yadav et al. [94]	Nanoscale architectures (GAA, FinFET)	Direct tunneling, quantum transport	Gate-all-around MOSFET shows the highest leakage sensitivity to work function and oxide thickness.
Y. Zhou et al. [95]	Short-circuit failure modeling	Interface charge accumulation	Leakage-driven self-heating feedback loop leads to failure.
H. Nemoto et al. [96]	p-channel 4 H-SiC MOSFETs, negative bias	Fowler–Nordheim, Pool-Frenkel	Electron-dominated leakage; hole leakage assessment limited by hot electron injection.
W. Tan et al. [97]	High-voltage (1.2 kV) MOSFET operation	Trap-assisted tunneling, FN tunneling	Leakage increases under stress; trapped charge buildup accelerates breakdown.

## 5 Radiation-Induced Leakage Current and its Impact on SiC MOSFET Working

Leakage current in MOSFETs critically affects their performance and, consequently, the overall system efficiency and reliability [98]. Elevated leakage currents lead to increased power consumption, which is particularly detrimental in



**Fig. 16** Conceptual summary of dominant leakage mechanisms under various stress conditions

low-power applications, reducing battery life and overall energy efficiency [99]. Furthermore, excessive leakage can cause thermal runaway, where the heat generated from leakage exacerbates the current, potentially leading to device failure [100]. In digital circuits, leakage currents can cause logic errors, affecting data integrity and leading to malfunction [101]. In analog circuits, leakage currents can introduce noise and offset errors, degrading signal fidelity and accuracy [102]. Additionally, an increase in gate-to-source leakage current ( $I_{GSS}$ ) can stress the gate oxide layer, accelerating oxide degradation. If  $I_{GSS}$  continues to rise, the intense electric field across the gate oxide can lead to oxide breakdown, resulting in permanent damage and potential short-circuiting of the device. Xi et al. [103] examined the long-term degradation of SiC MOSFETs in a power factor correction converter. They observed a significant increase in both drain-source and gate leakage currents due to gate oxide degradation. J. P. Kozak et al. [19] further explored the degradation mechanisms of SiC MOSFETs under harsh switching conditions, identifying two primary causes: gate oxide degradation and bulk semiconductor degradation. These studies highlight the detrimental effects of high electric fields and temperatures on MOSFET reliability.

Radiation-induced leakage current (RILC) in SiC MOSFETs poses significant challenges to their performance and reliability in radiation-prone environments such as space and aerospace systems. The unique material properties of

SiC provide inherent radiation hardness; however, exposure to ionizing radiation and heavy-ion irradiation can significantly impact device performance, particularly through mechanisms that induce leakage currents and degrade the gate oxide.

One primary mechanism contributing to RILC in SiC MOSFETs is trap-assisted tunneling (TAT). In thermally grown oxides on 4 H-SiC, defects such as carbon-related defects or oxygen vacancies generate energy states in the oxide bandgap. These states facilitate charge trapping and tunneling through the oxide, leading to increased leakage currents, particularly at higher radiation doses. Heavy-ion irradiation also induces transient conductive paths, further contributing to leakage current [72]. Another notable mechanism involves the formation of leakage paths due to parasitic bias effects caused by the accumulation of positive charges in the field oxide. This phenomenon is independent of SiC/oxide interface degradation and predominantly influences leakage currents as radiation doses increase [104].

Heavy-ion irradiation has been observed to cause permanent degradation in SiC MOSFETs, leading to increased drain and gate leakage currents. The leakage paths manifest differently depending on the bias conditions: under low drain bias, leakage occurs between the drain and gate, while higher bias conditions result in leakage from the drain to the source [105]. Moreover, the increase in leakage currents correlates with the heavy-ion fluence, highlighting the



gradual degradation of the gate oxide and the blocking capabilities of the device [106].

Total ionizing dose (TID) radiation also impacts SiC MOSFETs by introducing trapped charges at the SiO<sub>2</sub>/SiC interface. This trapped charge forms an inversion layer during the off-state, resulting in increased leakage currents and threshold voltage shifts [107]. Additionally, TID effects exacerbate atomic displacement and defect generation in the gate oxide, further contributing to leakage through TAT mechanisms [108].

Defects induced by radiation, particularly in the gate oxide, significantly threaten the long-term reliability of SiC MOSFETs. Atomic displacement defects and electrical stress defects create leakage paths in the devices under heavy irradiation, even when displacement damage (DD) results show no immediate effects on the electrical characteristics of the device under test (DUT). These leakage paths degrade device reliability, reduce operational lifetime, and necessitate robust design strategies to mitigate radiation-induced degradation [109].

Despite these challenges, SiC MOSFETs exhibit remarkable radiation hardness compared to their Si counterparts. Studies have shown negligible changes in subthreshold

drain current and breakdown voltage in SiC devices exposed to irradiation, suggesting improved gate oxide quality and reduced susceptibility to typical Si MOSFET failure mechanisms such as hole and electron tunneling [110]. However, catastrophic damage, such as single-event burnout (SEB) under specific conditions, remains a concern [111]. Understanding and mitigating RILC is critical for ensuring the reliable operation of SiC MOSFETs in radiation-prone applications.

In space environments, where radiation exposure is inevitable, understanding and mitigating RILC in SiC MOSFETs is critical for ensuring reliable operation. Test methodologies must account for the impact of increased leakage currents on single-event effect susceptibility and overall device performance [112]. SiC MOSFETs remain a promising candidate for space applications, provided these radiation-induced challenges are addressed through advanced material engineering and circuit design strategies. Table 2 provides a summary and some quantitative analysis of Gate and Drain Leakage Current Behavior in SiC MOSFETs discussed above.

To further support the understanding of radiation-induced leakage currents in SiC MOSFETs, an experimental study was performed to examine the effects of neutron irradiation on leakage characteristics. The device under test (DUT) was a Toshiba TW048N65C SiC MOSFET in TO-247 packaging with a peak reverse voltage rating of 650 V. Neutron irradiation was carried out using the TRIGA Mark II research reactor at the Nuclear Power Division, Agency Nuclear Malaysia (ANM). The fluences of  $4 \times 10^{14} \text{ cm}^{-2}$  and  $5 \times 10^{14} \text{ cm}^{-2}$  were chosen for this study. Leakage characterization was performed before and after irradiation using a Keithley 4200 SCS parameter analyzer. The  $I_{\text{GSS}}$  was measured as a function of  $V_{\text{GS}}$ , while the  $I_{\text{DSS}}$  was measured as a function of  $V_{\text{DS}}$ .

The experimental results show a clear increase in both  $I_{\text{GSS}}$  and  $I_{\text{DSS}}$  following neutron irradiation. While  $I_{\text{GSS}}$  exhibited a modest increase,  $I_{\text{DSS}}$  demonstrated a more pronounced rise with higher neutron fluence. This behavior is consistent with radiation-induced defect generation in the gate oxide and semiconductor bulk, which can facilitate tunneling and increase leakage pathways. Figures 17 and 18 illustrate the measured  $I_{\text{DSS}}-V_{\text{GS}}$  and  $I_{\text{GSS}}-V_{\text{DS}}$  characteristics, respectively, showing the systematic shift toward higher leakage levels post-irradiation.

These findings reinforce the concerns highlighted in the literature about the vulnerability of SiC MOSFETs to radiation-induced leakage currents, even though they exhibit excellent overall radiation hardness. They underscore the need for continued development of radiation-hardened design strategies and careful qualification of SiC power devices for deployment in neutron-rich or space

**Table 2** Summary of gate and drain leakage current behavior in SiC mosfets under various stress conditions

Reference	Stress condition	$I_{\text{GSS}}$	$I_{\text{DSS}}$	Remarks
Xi et al. [103]	Long-term aging in the PFC converter at 1200 V	+2.9 nA (MOS-A), +5 pA (MOS-B)	1.3 nA → 3.98 $\mu\text{A}$ (MOS-A), 0.6 nA → 276 $\mu\text{A}$ (MOS-B)	Significant leakage increase, but no breakdown voltage degradation
J. P. Kozak et al. [19]	Hard switching at 25 °C and 100 °C	Failure at mA-level: 30 min (100 °C), 50 h (25 °C)	~10× increase at 600 V; >100× at 1200 V	Accelerated failure at high temperature and switching bias
C. Marti-nella et al. [105]	Heavy-ion irradiation (56Fe, 82Kr, 131Xe)	Gate leakage increases per ion fluence; steps observed	Drain leakage increases per ion fluence; steps observed	Drain–gate leakage at ≤350 V; drain–source at higher bias
C. Marti-nella et al. [106]	Heavy-ion Au irradiation	Steps >2.5 nA per ion; cumulative increase of hundreds of nA	Cumulative degradation in the hundreds of nA range	Leakage is consistent but with local variations due to fabrication and measurement
M. Alexan-dru et al. [110]	Charged particle irradiation	Negligible change	Negligible change	Demonstrates superior SiC radiation hardness vs. Si




Fig. 17  $I_{DSS}$  characteristics of Toshiba TW048N65C SiC MOSFET post-neutron irradiation




Fig. 18  $I_{GSS}$  characteristics of Toshiba TW048N65C SiC MOSFET post-neutron irradiation




Fig. 19 Drain to source leakage current dependence on channel length in a 3.3 kV SiC MOSFET

environments. By presenting these results, this work aims to provide additional empirical evidence supporting ongoing efforts to understand and mitigate radiation-induced degradation in SiC MOSFETs.

## 6 Mitigation Strategies

To reduce  $I_{DSS}$  and  $I_{GSS}$  in SiC MOSFETs, several techniques can be applied, focusing on both material properties and device engineering [113]. This section presents an overview of the mitigation strategies for reducing leakage in MOSFET.

Optimizing the doping profile and channel length can minimize  $I_{DSS}$  by reducing off-state leakage [114]. Research conducted by S. Rathi et al. on 3.3 kV VDMOSFET demonstrates that reducing the channel length to 0.5  $\mu\text{m}$  leads to a substantial increase in  $I_{DSS}$ , as evident in Fig. 19 [115]. The figure shows that  $I_{DSS}$  exceeds 1000 nA at 0.5  $\mu\text{m}$ , while for channel lengths  $\geq 0.6$   $\mu\text{m}$ ,  $I_{DSS}$  drops below 200 nA. This behavior reflects short-channel effects that weaken gate control and increase off-state leakage. The comparison between oxide thicknesses (50 nm vs. 65 nm) also suggests that thicker oxides may exacerbate leakage at very short channel lengths.

Apart from this, incorporating field plates can help in modulating the electric field distribution within the device, thus reducing both  $I_{DSS}$  and  $I_{GSS}$  [116]. Using techniques like retrograde well doping and pocket implants can help control short-channel effects, which contribute to leakage currents [117]. In addition to this, using high-purity, low-defect semiconductor materials can significantly reduce leakage currents by minimizing recombination centers and traps that contribute to leakage [118]. SiC wafers inherently have a higher defect density compared to Si. Advanced manufacturing processes like epitaxial growth and substrate polishing can reduce defect densities, leading to lower leakage currents [119].

Adjusting the doping profile in MOSFETs also helps to reduce leakage currents by optimizing the electric field distribution, which lowers hot carrier injection and minimizes band-to-band tunneling [65]. A gradual doping gradient in the drain and channel regions reduces peak electric fields, preventing gate-induced leakage, while controlled substrate doping maintains a higher threshold voltage, reducing off-state leakage. These adjustments collectively enhance device reliability and lower power losses without compromising performance [120]. Apart from this, choosing a metal gate material with an appropriate work function can help control the threshold voltage and reduce gate leakage [121]. In some advanced designs, dual-gate structures can be utilized to provide superior control over the channel, thereby

reducing leakage. Optimizing post-fabrication annealing processes, such as rapid thermal annealing (RTA), can help reduce defects and trap densities, leading to lower leakage currents [122].

The leakage current through thin gate oxides can be mitigated by utilizing high-k dielectric materials, like  $\text{HfO}_2$ ,  $\text{Al}_2\text{O}_3$ , and  $\text{Ta}_2\text{O}_5$  [123]. Substituting the  $\text{SiO}_2$  layer with a thicker layer of high-k dielectric achieves a capacitance comparable to that caused by a thinner layer of low-k dielectric ( $\text{SiO}_2$ ) [124]. This substitution effectively reduces leakage caused by tunneling. However, selecting appropriate high-k material poses challenges, as it must establish a superior interface with Si, possess higher resistivity, and maintain thermal stability. Figure 20(a) illustrates the device structure with a low-k dielectric, while Fig. 20(b) depicts the structure incorporating a high-k dielectric in conjunction with a low-k dielectric, resulting in a decrease in leakage current [65].

Another important factor to consider regarding MOSFET leakage currents is the use of high-quality gate oxides with minimal interface traps and low charge densities. The use of advanced oxidation techniques, like thermal oxidation followed by post-oxidation annealing, can improve the oxide quality [125]. Increasing the thickness of the gate oxide can reduce  $I_{\text{GSS}}$  by providing a stronger barrier to electron tunneling [126]. However, this must be balanced with the need for sufficient gate capacitance. Implementing passivation layers (e.g.,  $\text{SiO}_2$  or  $\text{Si}_3\text{N}_4$ ) can reduce the interface states that contribute to gate leakage.

## 7 Future Trends and Research Directions


As SiC MOSFET technology continues to evolve, several emerging trends and potential advancements are expected to shape the future landscape of power electronics [127]. These developments focus on improving device performance, particularly in reducing leakage currents, which

remain a critical challenge for enhancing the efficiency and reliability of SiC-based systems.



One of the most promising trends in SiC MOSFET technology is the continued refinement of material quality and processing techniques [128]. Advances in epitaxial growth, doping control, and defect reduction are expected to yield SiC MOSFETs with lower intrinsic defect densities, thereby reducing leakage currents and enhancing device performance. The integration of innovative device architectures, such as trench MOSFETs and super junction structures, is also gaining traction [129]. These architectures offer potential improvements in channel mobility and breakdown voltage, which could further mitigate leakage issues while enabling higher power densities. Recent studies comparing asymmetric trench and double-trench SiC MOSFETs under repetitive avalanche stress reveal distinct degradation patterns between these designs. The double-trench MOSFET improves conduction characteristics but experiences a significant increase in gate-drain capacitance due to positive charge injection at the bottom gate oxide. In contrast, the asymmetric trench MOSFET shows stable capacitance yet suffers from a more pronounced decrease in threshold voltage, with higher stress in its inclined channel. These findings underscore the importance of optimizing trench architectures to balance performance and reliability in future SiC MOSFET advancements [130]. Figure 21 shows the cross-section of double-trench and asymmetric-trench SiC MOSFETs.

Additionally, the development of hybrid SiC devices, which combine SiC MOSFETs with other wide-bandgap materials like GaN, is an emerging trend that could lead to new performance benchmarks [131]. These hybrid devices could leverage the complementary strengths of different materials to achieve lower leakage currents, higher switching speeds, and improved thermal management. Figure 22 shows a GaN-based HEMT (high-electron mobility transistor) with a SiC-type substrate. GaN-based power devices, particularly HEMTs, are advancing due to their ability to support high current, voltage, and low ON-state

**Fig. 20** A device (a) without high k dielectric and (b) with high k dielectric



**Fig. 21** Schematic of double trench and asymmetric trench SiC MOS-FETs [130]



**Fig. 22** A GaN-based HEMT with SiC substrate [132]

resistance, enabling efficient, high-power operation. Wide bandgap (WBG) technology further enhances their reliability at high frequencies and temperatures [132].

To further reduce leakage currents in SiC MOSFETs, future advancements are likely to focus on enhancing gate oxide reliability and interface quality. Research into alternative gate dielectrics, such as high- $k$  materials or novel passivation techniques, could lead to significant reductions in gate leakage ( $I_{GSS}$ ) while improving overall device stability [133]. In addition, the exploration of advanced annealing processes and post-deposition treatments is expected to minimize oxide defects and improve the SiC/SiO<sub>2</sub> interface quality, which is critical for reducing leakage currents.

Another promising area for future advancement is the optimization of device design at the nanoscale. The use of nano-structuring techniques, such as the incorporation of quantum well structures or the engineering of nanoscale heterojunctions, could enable better control over leakage mechanisms [134]. Such approaches might lead to a new

generation of SiC MOSFETs with dramatically reduced off-state leakage ( $I_{DSS}$ ) and enhanced on-state performance.

The field of SiC MOSFET research has seen a remarkable surge in recent years, with numerous studies contributing to our understanding of the behavior of these devices and applications. To highlight these significant contributions, summarizes key research studies from the past 4–5 years.

While notable progress has been made, several areas still require further investigation and development to fully unlock the potential of SiC MOSFET technology. A deeper understanding of leakage current mechanisms, particularly at a fundamental level, remains crucial. This includes examining the impact of defects, impurities, and surface states on leakage behavior and enhancing the accuracy of predictive models. Additionally, there is a pressing need for more reliable and standardized testing methods for assessing leakage currents in SiC MOSFETs, especially under extreme operating conditions. Such methods would allow for consistent benchmarking and comparison across different device designs and manufacturers.

Finally, further research should focus on integrating SiC MOSFETs into advanced power electronics systems, such as those used in electric vehicles (EVs), renewable energy systems, and industrial automation. Understanding how these devices perform in real-world applications and under varying environmental conditions will be essential to optimizing their design and ensuring long-term reliability.

## 8 Conclusion

This review provides an in-depth analysis of leakage current mechanisms in MOSFETs, with a primary emphasis on SiC devices, which are increasingly being adopted in power electronics due to their superior thermal and electrical properties. A central finding is the significant role of gate oxide degradation in driving gate-to-source leakage currents, a phenomenon particularly pronounced in SiC MOSFETs



under high electric fields and elevated temperatures. The most prevalent mechanism identified for gate leakage is quantum mechanical tunneling, with Fowler-Nordheim tunneling and trap-assisted tunneling being key contributors to the gate leakage in SiC MOSFETs. Additionally, the impact of packaging materials, device architecture, and intrinsic defects further aggravates gate leakage, particularly in harsh operating conditions. The study also explores drain-to-source leakage current, revealing that reverse-bias junction leakage plays a substantial role in this type of leakage in SiC MOSFETs. Factors including Gate-Induced Drain Leakage (GIDL) and Drain-Induced Barrier Lowering (DIBL) were also found to exacerbate this issue, especially at higher drain voltages.

Mitigating these leakage currents is essential not only for improving device efficiency but also for enhancing the long-term reliability of SiC MOSFETs, particularly in power applications where thermal management and high voltage endurance are critical. While recent advances have addressed many challenges, further research is necessary to develop more robust gate oxides, innovative packaging materials, and refined device structures. Moreover, advanced simulation models and measurement techniques are crucial for accurately predicting and controlling leakage behavior under real-world operating conditions. Addressing these challenges will be pivotal in unlocking the full potential of SiC MOSFETs in next-generation power electronics systems, enabling higher efficiency, reduced thermal load, and improved reliability across a wide range of implementations.

**Acknowledgements** The authors acknowledge International Islamic University, Malaysia, for supporting the IIUM Engineering Merit Scholarship 2024 (KOEIEMS24) for Outstanding Students at Kulliyah of Engineering, IIUM, Gombak, Malaysia.

## References

1. R.K. Ratnesh et al., Advancement and challenges in MOSFET scaling. *Mater. Sci. Semicond. Process.* **134**, 106002 (Nov. 2021). <https://doi.org/10.1016/J.MSSP.2021.106002>
2. M. Aditya, K.S. Rao, Design and performance analysis of advanced MOSFET structures. *Trans. Electr. Electron. Mater.* **23**(3), 219–227 (Jun. 2022). <https://doi.org/10.1007/S42341-021-00338-9/METRICS>
3. M. Singh, T. Chaudhary, B. Raj, G. Wadhwa, S.L. Tripathi, Comparative Analysis of MOSFET and FinFET, *Integr. Devices Artif. Intell. VLSI*, pp. 1–24, Aug. 2024, <https://doi.org/10.1002/9781394205158.CH1>
4. M.E. Şahin, F. Blaabjerg, An overview on MOSFET drivers and converter applications. *Electr. Power Compon. Syst.* **49**(8), 828–847 (2021). <https://doi.org/10.1080/15325008.2021.2002477>
5. M. Azizi, J.J. Van Oorschot, T. Huiskamp, Ultrafast Switching of SiC MOSFETs for High-Voltage Pulsed-Power Circuits, *IEEE Trans. Plasma Sci.*, vol. 48, no. 12, pp. 4262–4272, Dec. 2020, <https://doi.org/10.1109/TPS.2020.3039372>
6. G.L. Rodal, Y.V. Pushpalatha, D.A. Philipps, D. Pefitis, Capacitance variations and gate voltage hysteresis effects on the Turn-ON switching transients modeling of High-Voltage SiC mosfets. *IEEE Trans. Power Electron.* **38**(5), 6128–6142 (May 2023). <https://doi.org/10.1109/TPEL.2023.3243951>
7. S.J. Bader et al., Prospects for wide bandgap and ultrawide bandgap CMOS devices. *IEEE Trans. Electron. Devices.* **67**(10), 4010–4020 (2020). <https://doi.org/10.1109/TED.2020.3010471>
8. T. Baba et al., December, Radiation-induced degradation of silicon carbide MOSFETs—A review, *Mater. Sci. Eng. B*, vol. 300, no. 2023, p. 117096, 2024. <https://doi.org/10.1016/j.mseb.2023.117096>
9. C. Langpoklakpam et al., Review of Silicon Carbide Processing for Power MOSFET, *Cryst.* 2022, Vol. 12, Page 245, vol. 12, no. 2, p. 245, Feb. 2022. <https://doi.org/10.3390/CRYST12020245>
10. I. Husain et al., Jun., Electric Drive Technology Trends, Challenges, and Opportunities for Future Electric Vehicles, *Proc. IEEE*, vol. 109, no. 6, pp. 1039–1059, 2021, <https://doi.org/10.1109/JPROC.2020.3046112>
11. B. Shi et al., Sep., A review of silicon carbide MOSFETs in electrified vehicles: Application, challenges, and future development, *IET Power Electron.*, vol. 16, no. 12, pp. 2103–2120, 2023, <https://doi.org/10.1049/PEL2.12524>
12. B.J. Nel, S. Perinpanayagam, A Brief Overview of SiC MOSFET Failure Modes and Design Reliability, *Procedia CIRP*, vol. 59, no. TESConf 2016, pp. 280–285, 2017. <https://doi.org/10.1016/j.procir.2016.09.025>
13. S.K. Singh, T.L. Wu, Y.S. Chauhan, Gate leakage current analysis using bayesian Deconvolution for accurate electron/hole trapping characterizations in 4H-SiC mosfets. *IEEE Electron. Devices Technol. Manuf. Conf. Strength. Glob. Semicond. EDTM* 2024. (2024). <https://doi.org/10.1109/EDTM58488.2024.10511595>
14. C. Unger, M. Pfost, Thermal Stability of SiC-MOSFETs at High Temperatures, *IEEE Trans. Electron. Devices*, vol. 66, no. 11, pp. 4666–4672, Nov. 2019, <https://doi.org/10.1109/TED.2019.2942011>
15. Z. Li et al., The Influence of Special Environments on SiC MOSFETs, *Mater.* 2023, Vol. 16, Page 6193, vol. 16, no. 18, p. 6193, Sep. 2023. <https://doi.org/10.3390/MA16186193>
16. F.D. Giovanni, Silicon carbide: physics, manufacturing, and its role in Large-Scale vehicle electrification. *Chips*. **2**(3), 209–222 (2023). <https://doi.org/10.3390/chips2030013>
17. M. Luo, Y. Zhang, Y. Wang, L. Li, W. Ma, B. Zhang, Investigation of heavy-Ions-Induced leakage current modes and degradation mechanism in SiC mosfets under complex heavy ion conditions. *IEEE Trans. Electron. Devices*. 1–8 (2024). <https://doi.org/10.1109/TED.2024.3456783>
18. J. Weckbrodt, N. Ginot, C. Batard, S. Azzopardi, Monitoring of gate leakage current on SiC power mosfets: an Estimation method for smart gate drivers. *IEEE Trans. Power Electron.* **36**(8), 8752–8760 (2021). <https://doi.org/10.1109/TPEL.2021.3056648>
19. J.P. Kozak, R. Zhang, J. Liu, K.D.T. Ngo, Y. Zhang, Degradation of SiC mosfets under High-Bias switching events. *IEEE J. Emerg. Sel. Top. Power Electron.* **10**(5), 5027–5038 (2022). <https://doi.org/10.1109/JESTPE.2021.3064288>
20. S. Pu, F. Yang, B.T. Vankayalapati, B. Akin, Aging Mechanisms and Accelerated Lifetime Tests for SiC MOSFETs: An Overview, *IEEE J. Emerg. Sel. Top. Power Electron.*, vol. 10, no. 1, pp. 1232–1254, Feb. 2022, <https://doi.org/10.1109/JESTPE.2021.3110476>
21. M.K. Rai, A. Gupta, S. Rai, Comparative Analysis & Study of Various Leakage Reduction Techniques for Short Channel Devices in Junctionless Transistors: A Review and Perspective, *Silicon*, vol. 14, no. 9, pp. 4423–4445, Jun. 2022, <https://doi.org/10.1007/S12633-021-01181-6/METRICS>



22. J. Wang, X. Jiang, Review and analysis of SiC mosfets' ruggedness and reliability. *IET Power Electron.* **13**(3), 445–455 (2020). <https://doi.org/10.1049/iet-pe.2019.0587>
23. M.J. Deen, C. Chen, J.C. Ranua, A review of gate tunneling current in MOS devices, **46**, pp. 1939–1956, 2006, <https://doi.org/10.1016/j.micorel.2005.12.006>
24. T. Iizuka et al., Potential-Based modeling of Depletion-Mode MOSFET applicable for structural variations. *IEEE Trans. Electron. Devices.* **66**(1), 52–59 (Jan. 2019). <https://doi.org/10.1109/TED.2018.2867634>
25. T. Hiyoshi, T. Masuda, K. Wada, S. Harada, T. Tsuno, Y. Nami-kawa, SiC high channel mobility MOSFET. *SEI Tech. Rev.* no. 77, 122–126 (2013)
26. A. Madhavi, P. Dass, Investigation of transfer characteristics of enhancement MOSFET comparing with depletion MOSFET, *AIP Conf. Proc.*, vol. 2853, no. 1, May 2024, <https://doi.org/10.1063/5.0198193/3290205>
27. J. Yao, Working principle and characteristic analysis of SiC MOSFET. *J. Phys. Conf. Ser.* **2435**(1) (2023). <https://doi.org/10.1088/1742-6596/2435/1/012022>
28. B.J. Baliga, Power MOSFETs, *Fundam. Power Semicond. Devices*, pp. 283–520, 2019, [https://doi.org/10.1007/978-3-319-93988-9\\_6](https://doi.org/10.1007/978-3-319-93988-9_6)
29. L. Zhang, X. Yuan, X. Wu, C. Shi, J. Zhang, Y. Zhang, Performance Evaluation of High-Power SiC MOSFET Modules in Comparison to Si IGBT Modules, *IEEE Trans. Power Electron.*, vol. 34, no. 2, pp. 1181–1196, Feb. 2019, <https://doi.org/10.1109/TPEL.2018.2834345>
30. J.O. Gonzalez, R. Wu, S. Jahdi, O. Alatise, Performance and Reliability Review of 650 v and 900 v Silicon and SiC Devices: MOSFETs, Cascode JFETs and IGBTs, *IEEE Trans. Ind. Elec-tron.*, vol. 67, no. 9, pp. 7375–7385, Sep. 2020, <https://doi.org/10.1109/TIE.2019.2945299>
31. X. Ding, M. Du, T. Zhou, H. Guo, C. Zhang, Comprehensive comparison between silicon carbide mosfets and silicon IGBTs based traction systems for electric vehicles. *Appl. Energy.* **194**, 626–634 (May 2017). <https://doi.org/10.1016/J.APENERGY.2016.05.059>
32. T. Baba et al., Radiation-induced degradation of silicon carbide MOSFETs—A review. *Mater. Sci. Eng. B* **300**, 117096 (Feb. 2024). <https://doi.org/10.1016/J.MSEB.2023.117096>
33. A. Kumar et al., Power Electronics, 2022
34. W. Ni et al., Comparative study of SiC planar mosfets with different p-Body designs. *IEEE Trans. Electron. Devices.* **67**(3), 1071–1076 (Mar. 2020). <https://doi.org/10.1109/TED.2020.2966775>
35. J.H. Jeong, J.H. Cha, G.H. Kim, S.H. Cho, H.J. Lee, Study of a SiC Trench MOSFET Edge-Termination Structure with a Bottom Protection Well for a High Breakdown Voltage, *Appl. Sci.* 2020, Vol. 10, Page 753, vol. 10, no. 3, p. 753, Jan. 2020. <https://doi.org/10.3390/AP10030753>
36. H. Hafezi, T. Roinila, Minimizing the Power Losses of Variable-Frequency Drive by Using SiC MOSFETs, Nov. 2021, Accessed: Sep. 26, 2024. [Online]. Available: <https://trepo.tuni.fi/handle/10024/134957>
37. C. Abbate et al., Oct., Gate damages induced in SiC power MOS-FETs during heavy-ion irradiation-Part I, *IEEE Trans. Electron Devices*, vol. 66, no. 10, pp. 4235–4242, 2019, <https://doi.org/10.1109/TED.2019.2931081>
38. F. Erturk, E. Ugur, J. Olson, B. Akin, Real-time aging detection of SiC MOSFETs, *IEEE Trans. Ind. Appl.*, vol. 55, no. 1, pp. 600–609, Jan. 2019, <https://doi.org/10.1109/TIA.2018.2867820>
39. E. Ugur, F. Yang, S. Pu, S. Zhao, B. Akin, Degradation assessment and precursor identification for SiC mosfets under high Temp cycling. *IEEE Trans. Ind. Appl.* **55**(3), 2858–2867 (May 2019). <https://doi.org/10.1109/TIA.2019.2891214>
40. L. Qiu et al., Apr., Analysis of Gate Oxide Degradation Induced by Heavy Ion in SiC Power MOSFETs, *IEEE Trans. Electron Devices*, vol. 71, no. 4, pp. 2524–2529, 2024, <https://doi.org/10.1109/TED.2024.3364111>
41. X. Wang et al., Oct., Degradation Behavior and Mechanism of GaN HEMTs With P-Type Gate in the Third Quadrant Under Repetitive Surge Current Stress, *IEEE Trans. Electron Devices*, vol. 69, no. 10, pp. 5733–5741, 2022, <https://doi.org/10.1109/TE D.2022.3200928>
42. A.J. Lelis, R. Green, D.B. Habersat, N. Goldsman, Effect of ON-State stress on SiC DMOSFET subthreshold I-V characteristics. *Mater. Sci. Forum.* 645–648 (2010). <https://doi.org/10.4028/www.scientific.net/msf.645-648.983>
43. B. Asllani, H. Morel, D. Planson, A. Fayyaz, A. Castellazzi, SiC power MOSFETs Threshold-voltage hysteresis and its impact on Short Circuit operation, *2018 IEEE Int. Conf. Electr. Syst. Aircraft, Railw. Sh. Propuls. Road Veh. Int. Transp. Electr. Conf. ESARS-ITEC 2018*, 2018, <https://doi.org/10.1109/ESARS-ITEC.2018.8607547>
44. A. Deyasi, S. Mukhopadhyay, A. Sarkar, Novel analytical model for computing subthreshold current in heterostructure p-MOS-FET incorporating Band-To-Band tunneling effect. *J. Phys. Conf. Ser.* **1579**(1), 012009 (Jul. 2020). <https://doi.org/10.1088/1742-6596/1579/1/012009>
45. S.V. Shinde, Ultra-Low power current reference based on flat band difference of mosfets. *J. Phys. Conf. Ser.* **1729**(1) (2021). <https://doi.org/10.1088/1742-6596/1729/1/012011>
46. M. Roy, Mahmoodi-Meimand, Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. *Proc. IEEE*, vol. 91, no. 2, p. 303, 2003, <https://doi.org/10.1109/JPROC.2003.808154>
47. M.S. Equbal, S. Sahay, Scaling the MOSFET: detrimental short channel effects and mitigation techniques. *Nanoelectron Phys. Mater. Devices.* 11–37 (Jan. 2023). <https://doi.org/10.1016/B978-0-323-91832-9.00003-8>
48. W. Huang et al., Investigation of negative DIBL effect for ferroelectric-based fets to improve mosfets and CMOS circuits. *Microelectron. J.* **114**, 105110 (Aug. 2021). <https://doi.org/10.1016/J.MEJO.2021.105110>
49. Y. Zhang, A. Zubair, Z. Liu, Review of modern field effect transistor technologies for scaling. *J. Phys. Conf. Ser.* **1617**(1), 012054 (Aug. 2020). <https://doi.org/10.1088/1742-6596/1617/1/012054>
50. A. Rassekh, J.M. Sallese, F. Jazaeri, M. Fathipour, A.M. Ionescu, Negative capacitance Double-Gate junctionless fets: A Charge-Based modeling investigation of swing, overdrive and short channel effect. *IEEE J. Electron. Devices Soc.* **8**, 939–947 (2020). <https://doi.org/10.1109/JEDS.2020.3020976>
51. A. Gupta, C. Gupta, A. Veloso, B. Parvais, A. Dixit, Time Evolution of DIBL in Gate-All-Around Nanowire MOSFETs during Hot-Carrier Stress, *IEEE Trans. Electron Devices*, vol. 68, no. 6, pp. 2641–2646, Jun. 2021, <https://doi.org/10.1109/TED.2021.3075169>
52. M.K. Kim, Y.K. Choi, J.Y. Park, Power reduction in Punch-Through Current-Based Electro-Thermal annealing in Gate-All-Around fets. *Micromachines* 2022. **13**(1), 124 (Jan. 2022). <https://doi.org/10.3390/M13010124>
53. K. Lee et al., Oct., Hot-Electron-Induced Punch-Through (HEIP) Effect in p-MOSFET Enhanced by Mechanical Stress, *IEEE Electron Device Lett.*, vol. 42, no. 10, pp. 1424–1427, 2021, <https://doi.org/10.1109/LED.2021.3104885>
54. J.T. Lin, P.Z. Xie, W.H. Lee, Enhancement noise margin and delay time performance of novel punch-through nMOS for single-carrier CMOS. *Discov Nano.* **19**(1), 1–13 (Dec. 2024). <https://doi.org/10.1186/S11671-024-04064-Y/FIGURES/21>
55. V. Narula, M. Agarwal, S. Verma, A pathway to improve short channel effects of junctionless based fet's after incorporating

- technology boosters: a review. *Eng. Res. Express*. **6**(1), 012301 (Feb. 2024). <https://doi.org/10.1088/2631-8695/AD257C>
56. K. Woo et al., Feb., Power device breakdown mechanism and characterization: review and perspective, *Jpn. J. Appl. Phys.*, vol. 62, no. SC, p. SC0806, 2023, <https://doi.org/10.35848/1347-4065/ACB365>
  57. J.A. Gerber, U.C. Berkeley, UC Berkeley Electronic Theses and Dissertations, *DNA Mediat. Assem. Protein Heterodimers Membr. Surfaces*, p. 67, 2020, [Online]. Available: <https://escholarship.org/uc/item/98384265>
  58. C. Usha, P. Vimala, Analytical Drain Current Modeling and Simulation of Triple Material Gate-All-Around Heterojunction TFETs Considering Depletion Regions, *Semiconductors*, vol. 54, no. 12, pp. 1634–1640, Dec. 2020, <https://doi.org/10.1134/S1063782620120398/METRICS>
  59. M. Saravanan, E. Parthasarathy, J. Ajayan, D. Nirmal, Impact of Semiconductor Materials and Architecture Design on TFET Device Performance. *Emerg. Low-Power Semicond. Devices Appl. Futur Technol. Nodes*, 79–106 (2022). <https://doi.org/10.1201/9781003240778-5/>
  60. P. Chava, Z. Fekri, Y. Vekariya, T. Mikolajick, A. Erbe, Band-to-band tunneling switches based on two-dimensional Van der Waals heterojunctions. *Appl. Phys. Rev.* **10**(1) (Mar. 2023). <https://doi.org/10.1063/5.0130930/2881429>
  61. Y. Xiang et al., Refined analysis of leakage current in SiC power metal oxide semiconductor field effect transistors after heavy ion irradiation. *Electron.* **12**(20) (2023). <https://doi.org/10.3390/electronics12204349>
  62. A. Maniyar, P.S.T.N. Srinivas, P.K. Tiwari, K.S. Chang-Liao, Impact of Process-Induced Inclined Sidewalls on Gate-Induced Drain Leakage (GIDL) Current of Nanowire GAA MOSFETs, *IEEE Trans. Electron Devices*, vol. 69, no. 9, pp. 4815–4820, Sep. 2022, <https://doi.org/10.1109/TED.2022.3194109>
  63. M.A. Raushan, N. Alam, M.J. Siddiqui, E.N. Devices, Nanoelectron Devices Hardw. Softw. Secur. 1–32 (Jan. 2021). <https://doi.org/10.1201/9781003126645-1/>
  64. S. Garg, J. Kaur, A. Goel, S. Halder, R.S. Gupta, Dielectric pocket engineered, gate induced drain leakages (GIDL) and analog performance analysis of dual metal nanowire ferroelectric MOSFET (DPE-DM-NW-Fe FET) as an inverter. *Microsyst. Technol.* 1–12 (May 2024). <https://doi.org/10.1007/S00542-024-05681-4/METRICAL>
  65. M.K. Rai, A. Gupta, S. Rai, Comparative analysis & study of various leakage reduction techniques for short channel devices in junctionless transistors: A review and perspective. *Silicon.* **14**(9), 4423–4445 (2022). <https://doi.org/10.1007/s12633-021-01181-6>
  66. N. Wang, J. Zhang, F. Deng, Short-circuit dynamic model of SiC MOSFET considering failure modes. *IEEE Trans. Power Electron.* **39**(1), 14656–14669 (2024). <https://doi.org/10.1109/TPEL.2024.3425663>
  67. R. Basak, B. Maiti, A. Mallik, Analytical model of gate leakage current through bilayer oxide stack in advanced MOSFET. *Superlattices Microstruct.* **80**, 20–31 (2015). <https://doi.org/10.1016/j.spmi.2014.12.018>
  68. J. Lee, G. Bosman, K.R. Green, D. Ladwig, Model and analysis of gate leakage current in ultrathin nitrided oxide mosfets. *IEEE Trans. Electron. Devices.* **49**(7), 1232–1241 (2002). <https://doi.org/10.1109/TED.2002.1013281>
  69. S. Zhu, T. Liu, M.H. White, A.K. Agarwal, A. Salemi, D. Sheridan, Investigation of Gate Leakage Current Behavior for Commercial 1.2 kV 4H-SiC Power MOSFETs, *IEEE Int. Reliab. Phys. Symp. Proc.*, vol. 2021-March, 2021, <https://doi.org/10.1109/IRP546558.2021.9405230>
  70. O. Aviñó-Salvado, B. Asllani, C. Buttay, C. Raynaud, H. Morel, Extraction of the 4H-SiC/SiO<sub>2</sub> barrier height over temperature. *IEEE Trans. Electron Devices* **67**(1), 63–68 (2020). <https://doi.org/10.1109/TED.2019.2955181>
  71. G. Darbandy et al., Temperature dependent compact modeling of gate tunneling leakage current in double gate mosfets. *Solid State Electron.* **81**, 124–129 (2013). <https://doi.org/10.1016/j.sse.2012.11.009>
  72. G. Busatto, A. Di Pasquale, D. Marciano, S. Palazzo, A. Sanseverino, F. Velardi, Physical mechanisms for gate damage induced by heavy ions in SiC power MOSFET. *Microelectron. Reliab.* **114**, 113903 (2020). <https://doi.org/10.1016/j.microrel.2020.113903>
  73. R. Basak, B. Maiti, A. Mallik, Effect of the presence of trap states in oxides in modeling gate leakage current in advanced MOSFET with multi-oxide stack, *Superlattices Microstruct.*, vol. 129, no. March, pp. 193–201, 2019, <https://doi.org/10.1016/j.spmi.2019.03.023>
  74. J. Berens, M.V. Mistry, D. Waldhör, A. Shluger, G. Pobegen, T. Grasser, Origin of trap assisted tunnelling in ammonia annealed SiC trench mosfets. *Microelectron. Reliab.* **139**, 114789 (2022). <https://doi.org/10.1016/j.microrel.2022.114789>
  75. K. Tachiki, T. Ono, T. Kobayashi, T. Kimoto, Short-Channel Effects in SiC MOSFETs Based on Analyses of Saturation Drain Current, *IEEE Trans. Electron Devices*, vol. 68, no. 3, pp. 1382–1384, Mar. 2021, <https://doi.org/10.1109/TED.2021.3053518>
  76. G. Arutchelvan et al., Impact of device scaling on the electrical properties of MoS<sub>2</sub> field-effect transistors, *Sci. Reports* **2021** *111*, vol. 11, no. 1, pp. 1–11, Mar. 2021. <https://doi.org/10.1038/s41598-021-85968-y>
  77. A. Amin, S. Gupta, P. Srinivasan, O.H. Gonzalez, A. Dixit, AC-TDDB behavior in 45 Nm PDSOI Ultra-Thin gate oxide fets using SILC spectroscopy. *IEEE Trans. Electron. Devices.* 1–7 (2024). <https://doi.org/10.1109/TED.2024.3456780>
  78. S. Mahapatra, U. Sharma, A review of hot carrier degradation in n-Channel MOSFETs - Part II: technology scaling. *IEEE Trans. Electron. Devices.* **67**(7), 2672–2681 (2020). <https://doi.org/10.1109/TED.2020.2994301>
  79. N. Kumar, H. Awasthi, V. Purwar, A. Gupta, S. Dubey, Impact of temperature variation on analog, Hot-Carrier injection and linearity parameters of nanotube junctionless Double-Gate-All-Around (NJL-DGAA) mosfets. *Silicon.* **14**(6), 2679–2686 (Apr. 2022). <https://doi.org/10.1007/S12633-021-01069-5/METRICAL>
  80. E. Mengotti, E. Bianda, S. Wirths, D. Baumann, J. Bettega, J. Jormanainen, High temperature gate voltage Step-by-Step test to assess reliability differences in 1200 V SiC mosfets. *Mater. Sci. Forum.* **1004**, 1033–1044 (2020). <https://doi.org/10.4028/WWW.SCIENTIFIC.NET/MSF.1004.1033>
  81. R. Balachandran, S.M. Sharma, A. Singh, Device physics and operation. *Adv. Nanoscale MOSFET Archit. Curr. Trends Futur Perspect.* 15–45 (Jan. 2024). <https://doi.org/10.1002/978139418970.CH2>
  82. Y. Zhai, Z. Feng, Y. Zhou, S.T. Han, Energy-efficient transistors: suppressing the subthreshold swing below the physical limit, *Mater. Horizons*, vol. 8, no. 6, pp. 1601–1617, Jun. 2021, <https://doi.org/10.1039/D0MH02029J>
  83. C. H. Dai et al., Hot carrier effect on gate-induced drain leakage current in high-k/metal gate n-channel metal-oxide-semiconductor field-effect transistors. *Appl. Phys. Lett.* **99**(1) (2011). <https://doi.org/10.1063/1.3608241>
  84. K. Niskanen, Coupled radiation and aging effects on wide band-gap power devices, Nov. 2020, Accessed: Sep. 29, 2024. [Online]. Available: <https://theses.hal.science/tel-03391631>
  85. A. Vanak, A. Amini, S.H. Pishgar, Improvements in reliability and RF performance of stacked gate JLTFT using p+ Pocket and heterostructure material. *Silicon.* **15**(9), 4137–4147 (Jun. 2023). <https://doi.org/10.1007/S12633-023-02330-9/METRICAL>

86. Y. Xiao et al., Ionization Radiation-Induced reliability degradation of SiC power MOSFET. *IEEE Trans. Electron. Devices*. **70**(12), 6480–6485 (2023). <https://doi.org/10.1109/TED.2023.3324281>
87. S. Kumar, A.K. Chatterjee, R. Pandey, Performance analysis of gate electrode work function variations in Double-gate junction-less FET. *Silicon*. **13**(10), 3447–3459 (Oct. 2021). <https://doi.org/10.1007/S12633-020-00774-X/METRICS>
88. T. Kimoto, H. Watanabe, Defect engineering in SiC technology for high-voltage power devices. *Appl. Phys. Express*. **13**(12), 120101 (Nov. 2020). <https://doi.org/10.35848/1882-0786/ABC787>
89. S. Yu, M.H. White, A.K. Agarwal, Experimental determination of interface trap density and fixed positive oxide charge in commercial 4H-SiC power mosfets. *IEEE Access*. **9**, 149118–149124 (2021). <https://doi.org/10.1109/ACCESS.2021.3124706>
90. K. Fu, H. Fu, B. Setera, A. Christou, Challenges of overcoming defects in wide bandgap semiconductor power electronics. *Electron. 2022*. **11**(1) (Dec. 2021). <https://doi.org/10.3390/ELECTRONICS11010010>
91. M.A. Alam, D. Das, M.H. Azarian, B. Sood, M.G. Pecht, Influence of molding compound on leakage current in MOS transistors. *IEEE Trans. Compon. Packag. Manuf. Technol.* **1**(7), 1054–1063 (2011). <https://doi.org/10.1109/TCPMT.2011.2115240>
92. J. P. Kozak, R. Zhang, H. Yang, K. D. T. Ngo, Y. Zhang, Robustness evaluation and degradation mechanisms of SiC MOSFETs overstressed by Switched Stimuli. *Conf. Proc. - IEEE Appl. Power Electron. Conf. Expo. - APEC 2020-March*, 1135–1140 (2020). <https://doi.org/10.1109/APEC39645.2020.9124313>
93. D. Mukherjee, B. V. R. Reddy, Design and development of a novel MOSFET structure for reduction of reverse bias pn junction leakage current. *Int. J. Intell. Sustain. Comput.* **1**(1), 32 (2020). <https://doi.org/10.1504/IJISC.2020.104824>
94. S. Yadav, H. Kumar, C.M.S. Negi, Extensive Analysis of Gate Leakage Current in Nano-Scale Multi-gate MOSFETs, *Trans. Electr. Electron. Mater.*, vol. 23, no. 6, pp. 658–665, Dec. 2022, <https://doi.org/10.1007/S42341-022-00404-W/METRICS>
95. Y. Zhou, H. Liu, S. Mu, Z. Chen, B. Wang, Short-Circuit failure model of SiC MOSFET including the interface trapped charges. *IEEE J. Emerg. Sel. Top. Power Electron.* **8**(1), 90–98 (2020). <https://doi.org/10.1109/JESTPE.2019.2939877>
96. H. Nemoto et al., Conduction mechanisms of oxide leakage current in p-channel 4H-SiC mosfets. *Jpn J. Appl. Phys.* **59**(4), 044003 (Mar. 2020). <https://doi.org/10.35848/1347-4065/AB7DDB>
97. W. Tan, L. Zhao, C. Lu, W. Nie, X. Gu, An in-depth investigation of gate leakage current degradation mechanisms in 1.2 kV 4H-SiC power MOSFETs. *Microelectron. Reliab.* **142**, 114907 (Mar. 2023). <https://doi.org/10.1016/J.MICROREL.2023.114907>
98. N. Zagni, F.M. Puglisi, P. Pavan, M.A. Alam, Reliability of HfO<sub>2</sub>-Based Ferroelectric FETs: A Critical Review of Current and Future Challenges, *Proc. IEEE*, vol. 111, no. 2, pp. 158–184, Feb. 2023, <https://doi.org/10.1109/JPROC.2023.3234607>
99. R.T. Yadlapalli, A. Kotapati, R. Kandipati, C.S. Koritala, A review on energy efficient technologies for electric vehicle applications. *J. Energy Storage*. **50**, 104212 (Jun. 2022). <https://doi.org/10.1016/J.EST.2022.104212>
100. B. Xu, J. Lee, D. Kwon, L. Kong, M. Pecht, Mitigation strategies for Li-ion battery thermal runaway: a review. *Renew. Sustain. Energy Rev.* **150**, 111437 (2021). <https://doi.org/10.1016/J.RSE.2021.111437>
101. D. Sisejkovic, F. Merchant, L.M. Reimann, R. Leupers, Deceptive logic locking for hardware integrity protection against machine learning attacks. *IEEE Trans. Comput. Des. Integr. Circuits Syst.* **41**(6), 1716–1729 (Jun.2022). <https://doi.org/10.1109/TCAD.2021.3100275>
102. X. Huang et al., A compact, low-power analog front-end with event-driven input biasing for high-density neural recording in 22-nm FDSOI. *IEEE Trans. Circuits Syst. II Express Briefs* **69**(3), 804–808 (Mar.2022). <https://doi.org/10.1109/TCSII.2021.3111257>
103. X. Jiang et al., Investigation on degradation of SiC MOSFET under accelerated stress in a PFC converter. *IEEE J. Emerg. Sel. Top. Power Electron.* **9**(4), 4299–4310 (2021). <https://doi.org/10.1109/JESTPE.2020.2988447>
104. A. Takeyama et al., Radiation response of negative gate biased SiC mosfets. *Mater. (Basel)*. **12**(7) (2019). <https://doi.org/10.3390/ma12172741>
105. C. Martinella et al., Current transport mechanism for Heavy-Ion degraded SiC mosfets. *IEEE Trans. Nucl. Sci.* **66**(7), 1702–1709 (Jul. 2019). <https://doi.org/10.1109/TNS.2019.2907669>
106. C. Martinella et al., Heavy-ion microbeam studies of single-event leakage current mechanism in SiC VD-MOSFETs. *IEEE Trans. Nucl. Sci.* **67**(7), 1381–1389 (2020). <https://doi.org/10.1109/TNS.2020.3002729>
107. S. Krishnamurthy, R. Kannan, C.C. Kiong, T.B. Ibrahim, Y. Abdullah, Impact of gamma-ray irradiation on dynamic characteristics of Si and SiC power mosfets. *Int. J. Electr. Comput. Eng.* **9**(2), 1453–1460 (2019). <https://doi.org/10.11591/ijece.v9i2.pp1453-1460>
108. X. Liang et al., Impact of heavy-ion irradiation on gate oxide reliability of silicon carbide power MOSFET. *Radiat. Eff. Defects Solids*. **176**, 11–12 (2021). <https://doi.org/10.1080/10420150.2021.1999239>
109. S.P. Shangguan et al., Displacement damage and single event effects of SiC diodes and mosfets by neutron, heavy ions and pulsed laser. *Microelectron. Reliab.* **139**, 114791 (2022). <https://doi.org/10.1016/j.microrel.2022.114791>
110. M. Alexandru, M. Florentin, A. Constant, B. Schmidt, P. Michel, P. Godignon, 5 MeV proton and 15 MeV electron radiation effects study on 4H-SiC nMOSFET electrical parameters, *Proc. Eur. Conf. Radiat. its Eff. Components Syst. RADECS*, vol. 61, no. 4, pp. 1732–1738, 2013, <https://doi.org/10.1109/RADECS.2013.6937427>
111. G. Lee, J. Ha, K. Kim, H. Bae, C.E. Kim, J. Kim, Influence of Radiation-Induced Displacement Defect in 1.2 kV SiC Metal-Oxide-Semiconductor Field-Effect Transistors. *Micromachines*. **13**(6) (2022). <https://doi.org/10.3390/mi13060901>
112. J.M. Lauenstein, M.C. Casey, R.L. Ladbury, H.S. Kim, A.M. Phan, A.D. Topper, Space Radiation Effects on SiC Power Device Reliability, *IEEE Int. Reliab. Phys. Symp. Proc.*, vol. 2021-March, 2021, <https://doi.org/10.1109/IRPS46558.2021.9405180>
113. B.C. Schaefer, M. Gardner, RELIABILITY AND CONDITION MONITORING OF SiC POWER MOSFETs by Masoud Farhadi APPROVED BY SUPERVISORY COMMITTEE., Bilal Akin, Chair Mehrdad Nourani, 2023
114. M.A. Belaid, A. Almusallam, Impact of leakage currents on N-MOSFET reliability in pulsed RF life test for radar application, 2020 26th Int. Work. Therm. Investig. ICs Syst. THERMINIC 2020 - Proc., Sep. 2020. <https://doi.org/10.1109/THERMINIC49743.2020.9420507>
115. S. Rathi, D. Macdonald, A. Murphy, M. Bell, R. Young, D. Clark, Influence of channel length and gate oxide thickness variations in 3300 V 4H-SiC VDMOSFET. *Solid State Phenom.* **360**, 183–187 (2024). <https://doi.org/10.4028/p-ibvg33>
116. J.P. Kozak et al., Stability, reliability, and robustness of GaN power devices: a review. *IEEE Trans. Power Electron.* **38**(7), 8442–8471 (2023). <https://doi.org/10.1109/TPEL.2023.3266365>
117. C. Liu et al., Nov., Investigation of Radiation Hardening by Back-Channel Adjustment in PDSOI MOSFETs, *IEEE Trans. Nucl. Sci.*, vol. 68, no. 11, pp. 2609–2615, 2021, <https://doi.org/10.1109/TNS.2021.3115116>

118. S.J. Pearton et al., Review—Radiation damage in wide and Ultra-Wide bandgap semiconductors. *ECS J. Solid State Sci. Technol.* **10**(5), 055008 (May 2021). <https://doi.org/10.1149/2162-8777/A BFC23>
119. A.C. Liu, Y.Y. Lai, H.C. Chen, A.P. Chiu, H.C. Kuo, A brief overview of the rapid progress and proposed improvements in gallium nitride epitaxy and process for Third-Generation semiconductors with wide bandgap. *Micromachines* **2023**, **14**(4), 764 (Mar. 2023). Page 76410.3390/M14040764
120. C. Venkata Prasad, Y.S. Rim, Review on interface engineering of low leakage current and on-resistance for high-efficiency Ga2O3-based power devices. *Mater. Today Phys.* **27**, 100777 (Oct. 2022). <https://doi.org/10.1016/J.MTPHYS.2022.100777>
121. F. Mehrdad, Z. Ahangari, Feasibility study of tuning the threshold voltage of nanoscale Fin-shaped field effect transistor (FinFET) via metal gate workfunction engineering. *Silicon* **14**(13), 7567–7576 (2022). <https://doi.org/10.1007/S12633-021-01494-6>
122. Z. Zhu, J. Svensson, A. Jönsson, L.E. Wernersson, Performance enhancement of GaSb vertical nanowire p-type mosfets on Si by rapid thermal annealing. *Nanotechnology* **33**(7), 075202 (2021). <https://doi.org/10.1088/1361-6528/AC3689>
123. A. Chaudhary, A. Kumar Singh, M.K. Yadav, Simulation Analysis of High-k Dielectric Junction less FET for Reduction of Sub-threshold Leakage Current, *Proc. - IEEE Int. Conf. Device Intell. Comput. Commun. Technol. DICCT 2023*, pp. 581–585, 2023, <https://doi.org/10.1109/DICCT56244.2023.10110191>
124. N. Hong et al., The Evolution of Organosilicon Precursors for Low-k Interlayer Dielectric Fabrication Driven by Integration Challenges, *Mater.* **2021**, Vol. 14, Page 4827, vol. 14, no. 17, p. 4827, Aug. 2021. <https://doi.org/10.3390/MA14174827>
125. X. Shi, Y. Lu, D. Chaussende, K. Rottwitt, H. Ou, Wet-Oxidation-Assisted chemical mechanical polishing and high-temperature thermal annealing for low-loss 4H-SiC integrated photonic devices. *Materials* **16**(6), 2324 (2023). <https://doi.org/10.3390/M A16062324>
126. S. Pu, B. Akin, F. Yang, Active channel impact on SiC MOSFET gate oxide reliability, *Conf. Proc. - IEEE Appl. Power Electron. Conf. Expo. - APEC*, pp. 1250–1255, Jun. 2021, <https://doi.org/10.1109/APEC42165.2021.9487362>
127. S.K. Mazumder et al., Overview of wide/ultrawide bandgap power semiconductor devices for distributed energy resources. *IEEE J. Emerg. Sel. Topics Power Electron.* **11**(4), 3957–3982 (Aug.2023). <https://doi.org/10.1109/JESTPE.2023.3277828>
128. K. Speer et al., SiC material properties. *SiC Technol.* 25–66 (2024). [https://doi.org/10.1007/978-3-031-63418-5\\_2](https://doi.org/10.1007/978-3-031-63418-5_2)
129. M. Sampath, A. Dissertation, DEEPLY-SCALED FULLY SELF-ALIGNED TRENCH MOSFETS IN 4H-SIC, 2021
130. Z. Wei et al., *Influence of different device structures on the degradation for trench-gate SiC MOSFETs* (taking avalanche stress as an example. *Materials* (2022). <https://doi.org/10.3390/ma15020457>
131. O.S. Chaudhary, M. Denai, S.S. Refaat, G. Pissanidis, Technology and applications of wide bandgap semiconductor materials: current state and future trends. *Energies* **16**(18), 6689 (2023). <https://doi.org/10.3390/EN16186689>
132. A. Kumar et al., Wide band gap devices and their application in power electronics. *Energies* **15**(23), 9172 (2022). <https://doi.org/10.3390/EN15239172>
133. R. Cui et al., Review of methodologies for evaluating short-circuit robustness and reliability of SiC power mosfets. *IEEE J. Emerg. Sel. Top. Power Electron.* **10**(4), 4665–4679 (2022). <https://doi.org/10.1109/JESTPE.2021.3136746>
134. N.K. Chowdhury, B. Bhowmik, Micro/nanostructured gas sensors: the physics behind the nanostructure growth, sensing and selectivity mechanisms. *Nanoscale Adv.* **3**(1), 73–93 (2021). <https://doi.org/10.1039/D0NA00552E>

**Publisher's Note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.