### **Scopus**

### Documents

Hazlan, M.A.A.-Z.<sup>a</sup> , Gunawan, T.S.<sup>a</sup> , Yaacob, M.<sup>a</sup> , Kartiwi, M.<sup>b</sup> , Arifin, F.<sup>c</sup>

# Design and Performance Analysis of a Fast 4-Way Set Associative Cache Controller using Tree Pseudo Least Recently Used Algorithm

(2023) Indonesian Journal of Electrical Engineering and Informatics, 11 (4), pp. 1051-1063.

DOI: 10.52549/ijeei.v11i4.5014

<sup>a</sup> Department of Electrical and Computer Engineering, International Islamic University Malaysia, Kuala Lumpur, Malaysia

<sup>b</sup> Department of Information Systems, International Islamic University Malaysia, Kuala Lumpur, Malaysia

<sup>c</sup> Department of Electronic and Informatics Engineering, Universitas Negeri Yogyakarta, Yogyakarta, Indonesia

#### Abstract

In the realm of modern computing, cache memory serves as an essential intermediary, mitigating the speed disparity between rapid processors and slower main memory. Central to this study is the development of an innovative cache controller for a 4-way set associative cache, meticulously crafted using VHDL and structured as a Finite State Machine. This controller efficiently oversees a cache of 256 bytes, with each block encompassing 128 bits or 16 bytes, organized into four sets containing four lines each. A key feature of this design is the incorporation of the Tree Pseudo Least Recently Used (PLRU) algorithm for cache replacement, a strategic choice aimed at optimizing cache performance. The effectiveness of this controller was rigorously evaluated using ModelSim, which generated a comprehensive timing diagram to validate the design's functionality, especially when integrated with a segmented main memory of four 1KB banks. The results from this evaluation were promising, showcasing precise logic outputs within the timing diagram. Operational efficiency was evidenced by the controller's swift processing speeds: read hits were completed in a mere three cycles, read misses in five and a half cycles, and both write hits and misses in three and a half cycles. These findings highlight the controller's capability to enhance cache memory efficiency, striking a balance between the complexities of set-associative mapping and the need for optimized performance in contemporary computing systems. This study not only demonstrates the potential of the proposed cache controller design in bridging the processor-memory speed gap but also contributes significantly to the field of cache memory management by offering a viable solution to the challenges posed by traditional cache configurations. © 2023 Institute of Advanced Engineering and Science. All rights reserved.

#### **Author Keywords**

4-way set associative cache; Cache controller; Finite State Machine; Tree PLRU algorithm; VHDL-designed

#### **Funding details**

International Islamic University MalaysiaIIUM Universitas Negeri YogyakartaUNY

The authors are grateful to the International Islamic University Malaysia for its research facilities. They also thank Universitas Negeri Yogyakarta for their generous funding and facilities for this research.

#### References

- Gupta, M., Bhargava, L., Indu, S.
   Mapping techniques in multicore processors: current and future trends (2021) The Journal of Supercomputing, 77, pp. 9308-9363.
- Farshin, A., Roozbeh, A., Maguire, G. Q., Kostić, D.
   Make the most out of last level cache in intel processors

   (2019) Proceedings of the Fourteenth EuroSys Conference 2019, pp. 1-17.
- Chauan, P., Singh, G., Singh, G.
   Cache controller for 4-way set-associative cache memory (2015) International Journal of Computer Applications, 129 (1), p. 8887.
- Visconti, P., Velazquez, R., Soto, C. D.-V., De Fazio, R.
   FPGA based technical solutions for high throughput data processing and encryption for 5G communication: A review
   (2021) TELKOMNIKA (Telecommunication Computing Electronics and Control), 19 (4), pp. 1291-1306.

- Scopus Print Document • Kaur, G., Arora, R., Panchal, S. S. Implementation and Comparison of Direct mapped and 4-way Set Associative mapped Cache Controller in VHDL (2021) 2021 8th International Conference on Signal Processing and Integrated Networks (SPIN), pp. 1018-1023. IEEE Beckmann, N., Chen, H., Cidon, A. {LHD}: Improving cache hit rate by maximizing hit density (2018) 15th USENIX Symposium on Networked Systems Design and Implementation (NSDI 18), pp. 389-403. • Liu, E., Hashemi, M., Swersky, K., Ranganathan, P., Ahn, J. An imitation learning approach for cache replacement (2020) International Conference on Machine Learning, pp. 6237-6247. PMLR Lokegaonkar, I., Nair, D., Kulkarni, V. Enhancement of cache memory performance (2021) 2021 3rd International Conference on Advances in Computing, Communication Control and Networking (ICAC3N), pp. 1490-1492. IEEE • Griner, C., Schmid, S., Avin, C. CacheNet: Leveraging the principle of locality in reconfigurable network design (2022) Computer Networks, 204, p. 108648. • Jhamb, M., Sharma, R., Gupta, A. A high level implementation and performance evaluation of level-I asynchronous cache on FPGA (2017) Journal of King Saud University-Computer and Information Sciences, 29 (3), pp. 410-425. • Khalil, M. R., Mohammed, L. A., Yousif, O. N. Customer application protocol for data transfer between embedded processor and microcontroller systems (2021) TELKOMNIKA (Telecommunication Computing Electronics and Control), 19 (3), pp. 801-808. • Watile, Y. S., Khobragade, A. **FPGA** Implementation of cache memory (2013) International Journal of Engineering Research and Applications (IJERA), 3 (3), pp. 283-286. Bhure, V. S., Chakole, P. R. Design of cache controller for multicore processor system (2012) International Journal of Electronics and Computer Science Engineering, . Kumar, S., Singh, P. An overview of modern cache memory and performance analysis of replacement policies (2016) 2016 IEEE International Conference on Engineering and Technology (ICETECH), pp. 210-214. IEEE
  - Alsharef, A., Jain, P., Arora, M., Zahra, S. R., Gupta, G. Cache memory: an analysis on performance issues (2021) 2021 8th international conference on computing for sustainable global development (INDIACom), pp. 184-188. IEEE

- Stallings, W.
   (2018) Computer Organization and Architecture: Designing for Performance, Pearson

  - Omran, S. S., Amory, I. A. **Design of two dimensional reconfigurable cache memory using FPGA** (2016) 2016 5th International Conference on Electronic Devices, Systems and Applications (ICEDSA), pp. 1-8. IEEE
  - Grund, D., Reineke, J.
     Toward precise PLRU cache analysis

     (2010) 10th International Workshop on Worst-Case Execution Time Analysis (WCET 2010),
     Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik
  - Khan, B. U. I., Olanrewaju, R. F., Mir, R. N., Khan, A. R., Yusoff, S.
     A Computationally Efficient P-LRU based Optimal Cache Heap Object Replacement Policy (2017) International Journal of Advanced Computer Science and Applications, 8 (1).

 Mahmood, H. S., Omran, S. S.
 Pipelined MIPS processor with cache controller using VHDL implementation for educational purposes (2013) 2013 International Conference on Electrical Communication, Computer, Power, and Control Engineering (ICECCPCE), pp. 82-87.
 IEEE

- Chen, X., Chang, L.-W., Rodrigues, C. I., Lv, J., Wang, Z., Hwu, W.-M. **Adaptive cache management for energy-efficient GPU computing** (2014) 2014 47th Annual IEEE/ACM international symposium on microarchitecture, pp. 343-355. IEEE
- Srivastava, S., Singh, P.
   HCIP: Hybrid Short Long History Table-based Cache Instruction Prefetcher (2022) International Journal of Next-Generation Computing, 13 (3).
- Kumar, B., Bhosale, A. K., Fujita, M., Singh, V.
   Validating multi-processor cache coherence mechanisms under diminished observability

   (2019) 2019 IEEE 28th Asian Test Symposium (ATS), pp. 99-995.
   IEEE
- LaMeres, B. J. (2019) *Quick Start Guide to Verilog*, Springer

Correspondence Address Gunawan T.S.; Department of Electrical and Computer Engineering, Malaysia; email: tsgunawan@iium.edu.my

Publisher: Institute of Advanced Engineering and Science

ISSN: 20893272 Language of Original Document: English Abbreviated Source Title: Indones. J. Electr. Eng. Informatics 2-s2.0-85183143962 Document Type: Article Publication Stage: Final Source: Scopus

## ELSEVIER

Copyright  $\ensuremath{\mathbb{C}}$  2024 Elsevier B.V. All rights reserved. Scopus  $\ensuremath{\mathbb{B}}$  is a registered trademark of Elsevier B.V.

**RELX** Group™